MC10EP32, MC100EP32
3.3V / 5VꢀECL B2 Divider
Description
The MC10/100EP32 is an integrated B2 divider with differential
CLK inputs.
The V pin, an internally generated voltage supply, is available to
this device only. For single−ended input conditions, the unused
BB
http://onsemi.com
MARKING DIAGRAMS*
differential input is connected to V as a switching reference voltage.
BB
V
may also rebias AC coupled inputs. When used, decouple V
BB
BB
and V via a 0.01 mF capacitor and limit current sourcing or sinking
CC
8
8
to 0.5 mA. When not used, V should be left open.
BB
8
HEP32
ALYW
G
KEP32
ALYW
G
The reset pin is asynchronous and is asserted on the rising edge.
Upon power−up, the internal flip−flops will attain a random state; the
reset allows for the synchronization of multiple EP32’s in a system.
The 100 Series contains temperature compensation.
1
SOIC−8
D SUFFIX
CASE 751
1
1
Features
• 350 ps Typical Propagation Delay
• Maximum Frequency > 4 GHz Typical (Figure 3)
8
8
1
8
1
HP32
KP32
• PECL Mode Operating Range:
ALYWG
ALYWG
TSSOP−8
DT SUFFIX
CASE 948R
V
CC
= 3.0 V to 5.5 V with V = 0 V
G
G
EE
1
• NECL Mode Operating Range:
= 0 V with V = −3.0 V to −5.5 V
V
CC
EE
• Open Input Default State
• Safety Clamp on Inputs
• Q Output Will Default LOW with Inputs Open or at V
• Pb−Free Packages are Available
EE
1
4
1
4
DFN8
MN SUFFIX
CASE 506AA
H
K
= MC10
= MC100
A
L
= Assembly Location
= Wafer Lot
5P = MC10
3K = MC100
Y
W
G
= Year
= Work Week
= Pb−Free Package
M
= Date Code
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
© Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
December, 2006 − Rev. 10
MC10EP32/D