5秒后页面跳转
MC100EP51DT PDF预览

MC100EP51DT

更新时间: 2024-11-24 22:30:59
品牌 Logo 应用领域
安森美 - ONSEMI 触发器时钟
页数 文件大小 规格书
8页 79K
描述
3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock

MC100EP51DT 数据手册

 浏览型号MC100EP51DT的Datasheet PDF文件第2页浏览型号MC100EP51DT的Datasheet PDF文件第3页浏览型号MC100EP51DT的Datasheet PDF文件第4页浏览型号MC100EP51DT的Datasheet PDF文件第5页浏览型号MC100EP51DT的Datasheet PDF文件第6页浏览型号MC100EP51DT的Datasheet PDF文件第7页 
MC10EP51, MC100EP51  
3.3V / 5VĄECL D Flip-Flop  
with Reset and Differential  
Clock  
The MC10/100EP51 is a differential clock D flip–flop with reset.  
The device is functionally equivalent to the EL51 and LVEL51  
devices.  
The reset input is an asynchronous, level triggered signal. Data  
enters the master portion of the flip–flop when the clock is LOW and is  
transferred to the slave, and thus the outputs, upon a positive transition  
of the clock. The differential clock inputs of the EP51 allow the device  
to be used as a negative edge triggered flip-flop.  
http://onsemi.com  
MARKING DIAGRAMS*  
8
8
8
HEP51  
ALYW  
KEP51  
ALYW  
1
SO–8  
The differential input employs clamp circuitry to maintain stability  
under open input conditions. When left open, the CLK input will be  
D SUFFIX  
CASE 751  
1
1
pulled down to V and the CLK input will be biased at V /2.  
EE  
CC  
The 100 Series contains temperature compensation.  
8
1
8
1
8
350 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
1
HP51  
ALYW  
KP51  
ALYW  
TSSOP–8  
DT SUFFIX  
CASE 948R  
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
with V = 0 V  
EE  
NECL Mode Operating Range: V = 0 V  
CC  
L = Wafer Lot  
Y = Year  
H = MC10  
K = MC100  
with V = –3.0 V to –5.5 V  
EE  
Open Input Default State  
Safety Clamp on Inputs  
W = Work Week  
A = Assembly Location  
*For additional information, see Application Note  
AND8002/D  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10EP51D  
SO–8  
98 Units/Rail  
MC10EP51DR2  
MC100EP51D  
MC100EP51DR2  
MC10EP51DT  
SO–8  
SO–8  
2500 Tape & Reel  
98 Units/Rail  
SO–8  
2500 Tape & Reel  
100 Units/Rail  
TSSOP–8  
MC10EP51DTR2 TSSOP–8 2500 Tape & Reel  
MC100EP51DT TSSOP–8 100 Units/Rail  
MC100EP51DTR2 TSSOP–8 2500 Tape & Reel  
Semiconductor Components Industries, LLC, 2001  
1
Publication Order Number:  
April, 2001 – Rev. 3  
MC10EP51/D  

MC100EP51DT 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP52DTR2G ONSEMI

类似代替

3.3V / 5V ECL Differential Data and Clock D Flip−Flop
MC100EP52DTG ONSEMI

类似代替

3.3V / 5V ECL Differential Data and Clock D Flip−Flop
MC100EP51DTG ONSEMI

类似代替

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock

与MC100EP51DT相关器件

型号 品牌 获取价格 描述 数据表
MC100EP51DTG ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC100EP51DTR2 ONSEMI

获取价格

3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
MC100EP51DTR2G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC100EP51MNR4G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock
MC100EP52 ONSEMI

获取价格

3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip
MC100EP52D ONSEMI

获取价格

3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip
MC100EP52DG ONSEMI

获取价格

3.3V / 5V ECL Differential Data and Clock D Flip−Flop
MC100EP52DR2 ONSEMI

获取价格

3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip
MC100EP52DR2G ONSEMI

获取价格

3.3V / 5V ECL Differential Data and Clock D Flip−Flop
MC100EP52DT ONSEMI

获取价格

3.3V / 5V ECL Differential Receiver/Driver with Internal Termination Data and Clock D Flip