Datasheet > MC100EP142FAR2

MC100EP142FAR2

更新时间： 2024-11-24 20:18:19

品牌	Logo	应用领域
美国微芯 - MICROCHIP		/
页数	文件大小	规格书
12页	96K
描述
MC100EP142FAR2

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MC100EP142FAR2 技术参数

生命周期：	Active	包装说明：	,
Reach Compliance Code：	compliant	风险等级：	5.28
Is Samacsys：	N	Base Number Matches：	1

MC100EP142FAR2 数据手册

MC10EP142, MC100EP142

3.3V / 5VĄECL 9-Bit Shift

The MC10EP/100EP142 is a 9–bit shift register, designed with

byte-parity applications in mind. The E142 performs serial/parallel in

and serial/parallel out, shifting in one direction. The nine inputs

D0 – D8 accept parallel input data, while S–IN accepts serial input

data. The Qn outputs do not need to be terminated for the shift

operation to function. To minimize noise and power, any Q output not

used should be left unterminated.

http://onsemi.com

MARKING

DIAGRAM*

The SEL (Select) input pin is used to switch between the two modes

of operation – SHIFT and LOAD. The shift direction is from bit 0 to

bit 8. Input data is accepted by the registers a set–up time before the

positive going edge of CLK0 or CLK1; shifting is also accomplished

on the positive clock edge. A HIGH on the Master Reset pin (MR)

asynchronously resets all the resisters to zero.

MCXXX

EP142

AWLYYWW

TQFP–32

FA SUFFIX

CASE 873A

The 100 Series contains temperature compensation.

• >3 GHz Minimum Shift Frequency

• 9-Bit for Byte–Parity Applications

• Asynchronous Master Reset

• Dual Clocks

XXX = 10 OR 100

= Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

• PECL Mode Operating Range: V = 3.0 V to 5.5 V

with V = 0 V

*For additional information, refer to Application Note

AND8002/D

• NECL Mode Operating Range: V = 0 V

with V = –3.0 V to –5.5 V

• Open Input Default State

• Safety Clamp on Inputs

ORDERING INFORMATION

Device

Package

Shipping

MC10EP142FA

TQFP–32 250 Units/Tray

TQFP–32 2000/Tape & Reel

TQFP–32 250 Units/Tray

MC10EP142FAR2

MC100EP142FA

MC100EP142FAR2 TQFP–32 2000/Tape & Reel

Semiconductor Components Industries, LLC, 2001

Publication Order Number:

October, 2001 – Rev. 4

MC10EP142/D

12 3 4 5 6 7...12

中文翻译

下载PDF

与MC100EP142FAR2相关器件

型号	品牌	获取价格	描述	数据表
MC100EP142FAR2G	ONSEMI	获取价格	3.3 V / 5 V ECL 9-Bit Shift Register
MC100EP142MNG	ONSEMI	获取价格	3.3 V / 5 V ECL 9-Bit Shift Register
MC100EP142MNR4G	ONSEMI	获取价格	3.3 V / 5 V ECL 9-Bit Shift Register
MC100EP14D	ONSEMI	获取价格	3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
MC100EP14DT	ONSEMI	获取价格	3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
MC100EP14DTG	ONSEMI	获取价格	3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
MC100EP14DTR2	ONSEMI	获取价格	3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
MC100EP14DTR2G	ONSEMI	获取价格	3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver
MC100EP16	MOTOROLA	获取价格	Differential Receiver
MC100EP16	ONSEMI	获取价格	3.3V / 5V ECL Differential Receiver/Driver