5秒后页面跳转
MC100E142FN PDF预览

MC100E142FN

更新时间: 2024-09-27 22:30:23
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 移位寄存器触发器逻辑集成电路
页数 文件大小 规格书
4页 112K
描述
9-BIT SHIFT REGISTER

MC100E142FN 技术参数

生命周期:Transferred零件包装代码:QLCC
包装说明:QCCJ, LDCC28,.5SQ针数:28
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.5其他特性:GATED CLOCK
计数方向:RIGHT系列:100E
JESD-30 代码:S-PQCC-J28JESD-609代码:e0
长度:11.5062 mm逻辑集成电路类型:PARALLEL IN PARALLEL OUT
最大频率@ Nom-Sup:700000000 Hz位数:9
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:
输出特性:OPEN-EMITTER输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC28,.5SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:-4.5 V
最大电源电流(ICC):165 mA传播延迟(tpd):1 ns
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:Shift Registers表面贴装:YES
技术:ECL温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
触发器类型:POSITIVE EDGE宽度:11.5062 mm
最小 fmax:700 MHzBase Number Matches:1

MC100E142FN 数据手册

 浏览型号MC100E142FN的Datasheet PDF文件第2页浏览型号MC100E142FN的Datasheet PDF文件第3页浏览型号MC100E142FN的Datasheet PDF文件第4页 
SEMICONDUCTOR TECHNICAL DATA  
The MC10E/100E142 is a 9-bit shift register, designed with byte-parity  
applications in mind. The E142 performs serial/parallel in and  
serial/parallel out, shifting in one direction. The nine inputs D0 – D8  
accept parallel input data, while S-IN accepts serial input data. The Qn  
outputs do not need to be terminated for the shift operation to function. To  
minimize noise and power, any Q output not used should be left  
unterminated.  
9-BIT SHIFT  
REGISTER  
700MHz Min. Shift Frequency  
9-Bit for Byte-Parity Applications  
Asynchronous Master Reset  
Dual Clocks  
Extended 100E V  
Range of – 4.2V to – 5.46V  
EE  
75kInput Pulldown Resistors  
The SEL (Select) input pin is used to switch between the two modes of  
operation — SHIFT and LOAD. The shift direction is from bit 0 to bit 8.  
Input data is accepted by the registers a set-up time before the positive  
going edge of CLK1 or CLK2; shifting is also accomplished on the positive  
clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets  
all the resisters to zero.  
FN SUFFIX  
PLASTIC PACKAGE  
CASE 776-02  
SEL  
25  
D
D
D
D
V
Q
8
8
7
6
5
CCO  
24  
23  
22  
21  
20  
19  
MR  
CLK1  
CLK2  
18  
17  
16  
15  
14  
13  
26  
Q
Q
7
27  
28  
6
LOGIC DIAGRAM  
S-IN  
V
CC  
1
0
Q
Q
Q
Q
Q
Q
Q
Q
0
1
2
3
D
D
0
Pinout: 28-Lead PLCC  
V
1
2
EE  
Q
V
5
(Top View)  
S-IN  
1
0
CCO  
D
D
D
D
1
2
D
0
3
Q
4
3
D
1
1
0
4
12  
Q
D
5
6
7
8
9
10  
11  
1
0
D
2
D
D
V
Q
0
Q
1
Q
2
3
4
CCO  
D
3
* All V  
and V  
CCO  
pins are tied together on the die.  
CC  
PIN NAMES  
Pin  
Function  
D
S-IN  
SEL  
CLK1, CLK2  
MR  
– D  
Parallel Data Inputs  
Serial Data Input  
Mode Select Input  
Clock Inputs  
0
8
Q
Q
1
0
8
D
D
8
Master Reset  
SEL  
Q
– Q  
Data Outputs  
0
8
CLK1  
CLK2  
FUNCTIONS  
SEL  
Mode  
MR  
L
H
Load  
Shift  
12/93  
REV 2  
Motorola, Inc. 1996  

与MC100E142FN相关器件

型号 品牌 获取价格 描述 数据表
MC100E142FNG ONSEMI

获取价格

5V ECL 9-Bit Shift Register
MC100E142FNR2 ONSEMI

获取价格

5V ECL 9-Bit Shift Register
MC100E142FNR2 MOTOROLA

获取价格

100E SERIES, 9-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28, PLA
MC100E142FNR2G ONSEMI

获取价格

5V ECL 9-Bit Shift Register
MC100E143 ONSEMI

获取价格

5V ECL 9-Bit Hold Register
MC100E143FN MOTOROLA

获取价格

9-BIT HOLD REGISTER
MC100E143FN ONSEMI

获取价格

5V ECL 9-Bit Hold Register
MC100E143FNG ONSEMI

获取价格

5V ECL 9-Bit Hold Register
MC100E143FNR2 ONSEMI

获取价格

5V ECL 9-Bit Hold Register
MC100E143FNR2G ONSEMI

获取价格

5V ECL 9-Bit Hold Register