MC100E155

更新时间： 2024-11-18 22:46:23

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
4页	109K
描述
6-BIT 2:1 MUX-LATCH

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC100E155 数据手册

SEMICONDUCTOR TECHNICAL DATA

The MC10E/100E155 contains six 2:1 multiplexers followed by

transparent latches with single-ended outputs. When both Latch Enables

(LEN1, LEN2) are LOW, the latch is transparent, and output data is

controlled by the multiplexer select control, SEL. A logic HIGH on either

LEN1 or LEN2 (or both) latches the outputs. The Master Reset (MR)

overrides all other controls to set the Q outputs LOW.

6-BIT 2:1

MUX-LATCH

• 850ps Max. LEN to Output

• 825ps Max. D to Output

• Single-Ended Outputs

• Asynchronous Master Reset

• Dual Latch-Enables

• Extended 100E V

Range of – 4.2V to – 5.46V

• 75kΩ Input Pulldown Resistors

Pinout: 28-Lead PLCC (Top View)

D a

D b

D a

D b

D a

FN SUFFIX

PLASTIC PACKAGE

CASE 776-02

CCO

D b

LEN1

LEN2

LOGIC DIAGRAM

D a

MUX

SEL

D b

D a

MUX

SEL

D b

CCO

D a

MUX

SEL

D a

D b

D a

D b

CCO

D a

MUX

SEL

* All V

and V

CCO

pins are tied together on the die.

D b

D a

PIN NAMES

MUX

SEL

Function

D b

D a – D

Input Data a

Input Data b

Data Select Input

Latch Enables

Master Reset

Outputs

SEL

D a

D b – D b

MUX

SEL

LEN1, LEN2

D b

– Q

SEL

TRUTH TABLE

SEL

LEN1

LEN2

Data

5/95

REV 3

2–1

Motorola, Inc. 1996

12 3 4

中文翻译

下载PDF

与MC100E155相关器件

型号	品牌	获取价格	描述	数据表
MC100E155FN	MOTOROLA	获取价格	6-BIT 2:1 MUX-LATCH
MC100E155FN	ONSEMI	获取价格	5V ECL 6−Bit 2:1 Mux−Latch
MC100E155FNR2	ONSEMI	获取价格	5V ECL 6−Bit 2:1 Mux−Latch
MC100E156	ONSEMI	获取价格	3-BIT 4:1 MUX-LATCH
MC100E156FN	ONSEMI	获取价格	5V ECL 3-Bit 4:1 Mux-Latch
MC100E156FN	MOTOROLA	获取价格	3-BIT 4:1 MUX-LATCH
MC100E157	ONSEMI	获取价格	5 V ECL Quad 2:1 Multiplexer
MC100E157	MOTOROLA	获取价格	QUAD 2:1 MULTIPLEXER
MC100E157FN	MOTOROLA	获取价格	QUAD 2:1 MULTIPLEXER
MC100E157FN	ONSEMI	获取价格	5 V ECL Quad 2:1 Multiplexer