5秒后页面跳转
M74HCT137TTR PDF预览

M74HCT137TTR

更新时间: 2024-11-02 13:00:31
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 锁存器
页数 文件大小 规格书
12页 262K
描述
HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, TSSOP-16

M74HCT137TTR 技术参数

生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.74
Is Samacsys:N系列:HCT
输入调节:STANDARDJESD-30 代码:R-PDSO-G16
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.004 A
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL电源:5 V
Prop。Delay @ Nom-Sup:56 ns传播延迟(tpd):56 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:4.4 mmBase Number Matches:1

M74HCT137TTR 数据手册

 浏览型号M74HCT137TTR的Datasheet PDF文件第2页浏览型号M74HCT137TTR的Datasheet PDF文件第3页浏览型号M74HCT137TTR的Datasheet PDF文件第4页浏览型号M74HCT137TTR的Datasheet PDF文件第5页浏览型号M74HCT137TTR的Datasheet PDF文件第6页浏览型号M74HCT137TTR的Datasheet PDF文件第7页 
M54HCT137  
M74HCT137  
3 TO 8 LINE DECODER/LATCH (INVERTING)  
.
.
.
.
.
.
.
HIGH SPEED  
PD = 17 ns (TYP.) AT VCC = 5 V  
t
LOW POWER DISSIPATION  
ICC = 4 µA (MAX.) AT TA = 25 °C  
COMPATIBLE WITH TTL OUTPUTS  
VIH = 2V (MIN.) VIL = 0.8V (MAX)  
OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS  
SYMMETRICAL OUTPUT IMPEDANCE  
IOH = IOL = 4 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
PIN AND FUNCTION COMPATIBLE  
WITH 54/74LS137  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
DESCRIPTION  
ORDER CODES :  
The M54/74HCT137 is a high speed CMOS3TO8LINE  
DECODER/LATCH (INVERTING) fabricated in silicon  
gateC2MOStechnology. Ithas the samehigh speed per-  
formance ofLSTTL combined with trueCMOSlow power  
consumption. This device is a 3 to 8 line decoder with lat-  
ches on the three address inputs. When GL goes from low  
to high, the address present at the select inputs (A, B and  
C) is stored in the latches. As long as GL remains high no  
address changes will be recognized. Output enable pins  
G1 and G2, control the state of the outputs independently  
ofthe select orlatch-enable inputs. All theoutputs are high  
unless G1 is high and G2 is low. The HC137 is ideally  
suited for the implementation of glitch-free decoders in  
stored-address applications in bus oriented systems. All  
inputs are equipped with protection circuits against static  
discharge and transient excess voltage.This integrated  
circuit has input and output characteristics that are fully  
compatible with 54/74 LSTTL logic families. M54/74HCT  
devices aredesigned todirectly interfaceHSC2MOS sys-  
temswithTTL and NMOScomponents. They arealso  
plug in replacements for LSTTL devices giving a re-  
duction of power consumption.  
M54HCT137F1R  
M74HCT137B1R  
M74HCT137M1R  
M74HCT137C1R  
PIN CONNECTIONS (top view)  
INPUT AND OUTPUT EQUIVALENT CIRCUIT  
NC =  
No Internal  
Connection  
February 1993  
1/12  

与M74HCT137TTR相关器件

型号 品牌 获取价格 描述 数据表
M74HCT138 STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER INVERTING
M74HCT138B1R STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER INVERTING
M74HCT138C1R STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER INVERTING
M74HCT138M1R STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER INVERTING
M74HCT138RM13TR STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER (INVERTING)
M74HCT138TTR STMICROELECTRONICS

获取价格

3 TO 8 LINE DECODER (INVERTING)
M74HCT139 STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER
M74HCT139B1R STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER
M74HCT139C1R STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER
M74HCT139M1R STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER