5秒后页面跳转
M66252FP PDF预览

M66252FP

更新时间: 2024-02-06 02:55:36
品牌 Logo 应用领域
三菱 - MITSUBISHI 存储光电二极管先进先出芯片
页数 文件大小 规格书
11页 147K
描述
1152 x 8-BIT LINE MEMORY FIFO

M66252FP 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP24,.3针数:24
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.69
Is Samacsys:N最长访问时间:40 ns
其他特性:LINE MEMORY周期时间:50 ns
JESD-30 代码:R-PDIP-T24长度:29.6 mm
内存密度:9216 bit内存宽度:8
混合内存类型:N/A功能数量:1
端子数量:24字数:1152 words
字数代码:1152工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:-20 °C
组织:1152X8可输出:NO
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
电源:5 V认证状态:Not Qualified
座面最大高度:4.75 mm子类别:Other Memory ICs
最大压摆率:0.1 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:OTHER端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

M66252FP 数据手册

 浏览型号M66252FP的Datasheet PDF文件第2页浏览型号M66252FP的Datasheet PDF文件第3页浏览型号M66252FP的Datasheet PDF文件第4页浏览型号M66252FP的Datasheet PDF文件第5页浏览型号M66252FP的Datasheet PDF文件第6页浏览型号M66252FP的Datasheet PDF文件第7页 
MITSUBISHI DIGITALASSP
M66252P/FP
)  
1152 x 8-BIT LINE MEMORY (FIFO)  
DESCRIPTION  
PIN CONFIGURATION (TOP VIEW)  
The M66252P/FP is a high-speed line memory with a FIFO  
(First In First Out) structure of 1152-word × 8-bit configuration  
which uses high-performance silicon gate CMOS process  
technology.  
It has separate clock, enable and reset signals for write and  
read and is most suitable as a buffer memory between  
devices with different data processing throughput.  
Q
Q
Q
Q
0
1
2
3
1
2
3
24  
23  
22  
21  
D0  
D1  
D2  
D3  
Data output  
Data input  
4
Read enable input  
RE  
5
20 WE  
Write enable input  
6
19  
18  
Read reset input RRES  
GND  
WRES Write reset input  
FEATURES  
7
VCC  
• Memory construction ........................................................  
............................. 1152words x 8bits (dynamic memory)  
• High-speed cycle ............................................ 50ns (min.)  
• High-speed access ........................................ 40ns (max.)  
• Output hold ....................................................... 5ns (min.)  
• Fully independent, asynchronous write and read opera-  
tions  
Read clock input RCK  
8
9
17 WCK Write clock input  
Q
Q
Q
Q
4
5
6
7
16  
15  
14  
13  
D4  
D5  
D6  
D7  
10  
11  
12  
Data output  
Data input  
• Variable-length delay bit  
• Output.................................................................... 3-state  
24P4Y  
24P2W-A  
Outline  
APPLICATION  
Digital photocopiers, high-speed facsimiles, laser beam print-  
ers.  
BLOCK DIAGRAM  
Data input  
Data output  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6 Q7  
24 23 22 21 16 15 14 13  
1
2 3 4 9 10 11 12  
Input buffer  
Output buffer  
Write  
Read  
WE 20  
5 RE  
enable input  
enable input  
Memory array  
(1152 x 8 bits)  
Write  
Read  
WRES 19  
WCK 17  
6 RRES  
8 RCK  
reset input  
reset input  
Write  
Read  
clock input  
clock input  
Vcc 18  
7 GND  
1

与M66252FP相关器件

型号 品牌 获取价格 描述 数据表
M66252P RENESAS

获取价格

1152*8-BIT LINE MEMORY(FIFO)
M66252P MITSUBISHI

获取价格

1152 x 8-BIT LINE MEMORY FIFO
M66-253 MICRO-ELECTRONICS

获取价格

Tone/Music Synthesizer, PBCY3, TO-92
M66253FP MITSUBISHI

获取价格

FIFO, 10KX8, 30ns, Synchronous, CMOS, PDSO36
M66-254 MICRO-ELECTRONICS

获取价格

Tone/Music Synthesizer, PBCY3, TO-92
M66-255 MICRO-ELECTRONICS

获取价格

暂无描述
M66255FP MITSUBISHI

获取价格

8192 x 10-BIT LINE MEMORY (FIFO)
M66255FP RENESAS

获取价格

8192 × 10-Bit Line Memory (FIFO)
M66256 MITSUBISHI

获取价格

5120 x 8-BIT LINE MEMORY (FIFO)
M66-256 MICRO-ELECTRONICS

获取价格

Tone/Music Synthesizer, PBCY3, TO-92