5秒后页面跳转
M5M44265CJ-7S PDF预览

M5M44265CJ-7S

更新时间: 2024-11-06 22:17:59
品牌 Logo 应用领域
三菱 - MITSUBISHI 存储内存集成电路光电二极管动态存储器
页数 文件大小 规格书
31页 320K
描述
EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

M5M44265CJ-7S 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOJ
包装说明:SOJ, SOJ40,.44针数:40
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.02风险等级:5.56
Is Samacsys:N访问模式:FAST PAGE WITH EDO
最长访问时间:70 ns其他特性:RAS ONLY/CAS BEFORE RAS/HIDDEN/SELF REFRESH
备用内存宽度:8I/O 类型:COMMON
JESD-30 代码:R-PDSO-J40JESD-609代码:e0
长度:26.04 mm内存密度:4194304 bit
内存集成电路类型:EDO DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:40字数:262144 words
字数代码:256000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:256KX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:SOJ
封装等效代码:SOJ40,.44封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V认证状态:Not Qualified
刷新周期:512座面最大高度:3.55 mm
自我刷新:YES最大待机电流:0.0001 A
子类别:DRAMs最大压摆率:0.095 mA
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:J BEND
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

M5M44265CJ-7S 数据手册

 浏览型号M5M44265CJ-7S的Datasheet PDF文件第2页浏览型号M5M44265CJ-7S的Datasheet PDF文件第3页浏览型号M5M44265CJ-7S的Datasheet PDF文件第4页浏览型号M5M44265CJ-7S的Datasheet PDF文件第5页浏览型号M5M44265CJ-7S的Datasheet PDF文件第6页浏览型号M5M44265CJ-7S的Datasheet PDF文件第7页 
MITSUBISHI LSIs  
M5M44265CJ,TP-5,-6,-7,
-5S,-6S,-7S  
EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM  
DESCRIPTION  
PIN CONFIGURATION (TOP VIEW)  
This is a family of 262144-word by 16-bit dynamic RAMs with  
Hyper Page mode fuction, fabricated with the high performance  
CMOS process, and is ideal for the buffer memory systems of  
personal computer graphics and HDD where high speed, low  
power dissipation, and low costs are essential.  
The use of double-layer metalization process technology and a  
single-transistor dynamic storage stacked capacitor cell provide  
high circuit density at reduced costs. Multiplexed address inputs  
permit both a reduction in pins and an increase in system  
densities. Self or extended refresh current is low enough for  
battery back-up application.  
VSS(0V)  
(5V)VCC  
DQ1  
40  
39  
38  
1
2
DQ16  
DQ15  
DQ2  
3
4
5
DQ3  
DQ4  
37 DQ14  
36  
35 VSS(0V)  
DQ13  
(5V)VCC  
DQ5  
6
7
34  
33  
32  
DQ12  
DQ11  
DQ10  
This device has 2CAS and 1W terminals with a refresh cycle of  
512 cycles every 8.2ms.  
DQ6  
8
DQ7  
9
31 DQ9  
30 NC  
DQ8  
10  
11  
FEATURES  
NC  
Power  
dissipa-  
tion  
OE  
access  
time  
RAS  
access access  
time time  
CAS  
Address  
access  
time  
Cycle  
time  
(min.ns)  
NC  
29  
LCAS  
12  
13  
14  
Type name  
(typ.mW)  
(max.ns) (max.ns) (max.ns) (max.ns)  
28  
W
RAS  
NC  
UCAS  
M5M44265CXX-5,-5S  
M5M44265CXX-6,-6S  
M5M44265CXX-7,-7S  
XX=J,TP  
50  
60  
70  
13  
15  
20  
25  
30  
35  
13  
15  
20  
90  
110  
130  
625  
550  
475  
27  
OE  
15  
16  
26  
25  
24  
23  
22  
A8  
A7  
A6  
A5  
A4  
A0  
17  
18  
A1  
A2  
Standard 40pin SOJ, 44 pin TSOP (II)  
Single 5V±10% supply  
Low stand-by power dissipation  
CMOS Input level  
19  
20  
A3  
5.5mW (Max)  
550µW (Max)*  
21 VSS(0V)  
(5V)VCC  
CMOS Input level  
Operating power dissipation  
M5M44265Cxx-5,-5S  
688mW (Max)  
605mW (Max)  
523mW (Max)  
Outline 40P0K (400mil SOJ)  
M5M44265Cxx-6,-6S  
M5M44265Cxx-7,-7S  
Self refresh capability*  
Self refresh current  
Extended refresh capability  
Extended refresh current  
Hyper-page mode (512-column random access), Read-modify-  
write, RAS-only refresh, CAS before RAS refresh, Hidden refresh  
capabilities.  
Early-write mode, OE and W to control output buffer impedance  
512 refresh cycles every 8.2ms (A0~A8)  
(5V)VCC  
1
2
44 VSS(0V)  
150µA (Max)  
150µA (Max)  
43  
DQ1  
DQ2  
DQ16  
42  
3
4
DQ15  
41  
40  
39  
DQ14  
DQ13  
DQ3  
DQ4  
5
6
(5V)VCC  
DQ5  
VSS(0V)  
DQ12  
512 refresh cycles every 128ms (A0~A8)*  
Byte or word control for Read/Write operation (2CAS, 1W type)  
7
8
9
38  
DQ11  
DQ10  
DQ9  
DQ6  
37  
36  
* : Applicable to self refresh version (M5M44265CJ,TP-5S,-6S,-7S  
: option) only  
DQ7  
DQ8 10  
35  
APPLICATION  
Microcomputer memory, Refresh memory for CRT, Frame Buffer  
memory for CRT  
NC  
13  
32  
31  
30  
NC  
14  
15  
16  
17  
18  
19  
20  
21  
22  
NC  
W
LCAS  
PIN DESCRIPTION  
UCAS  
OE  
Pin name  
A0~A8  
Function  
Address inputs  
29  
28  
RAS  
NC  
A0  
A8  
Data inputs / outputs  
DQ1~DQ16  
RAS  
27 A7  
Row address strobe input  
26  
25  
24  
23  
A6  
A1  
A2  
Lower byte control  
LCAS  
UCAS  
A5  
A4  
column address strobe input  
Upper byte control  
column address strobe input  
A3  
VSS(0V)  
(5V)VCC  
Write control input  
W
Output enable input  
Power supply (+5V)  
Ground (0V)  
OE  
VCC  
VSS  
Outline 44P3W-R (400mil TSOP Nomal Bend)  
NC: NO CONNECTION  
1

与M5M44265CJ-7S相关器件

型号 品牌 获取价格 描述 数据表
M5M44265CJ-7ST MITSUBISHI

获取价格

EDO DRAM, 256KX16, 70ns, CMOS, PDSO40, 0.400 INCH, 1.27 MM PITCH, PLASTIC, SOJ-40
M5M44265CJ-7T MITSUBISHI

获取价格

EDO DRAM, 256KX16, 70ns, CMOS, PDSO40, 0.400 INCH, 1.27 MM PITCH, PLASTIC, SOJ-40
M5M44265CTP-5 MITSUBISHI

获取价格

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
M5M44265CTP-5S MITSUBISHI

获取价格

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
M5M44265CTP-5ST MITSUBISHI

获取价格

暂无描述
M5M44265CTP-5T MITSUBISHI

获取价格

EDO DRAM, 256KX16, 50ns, CMOS, PDSO40, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-44/40
M5M44265CTP-6 MITSUBISHI

获取价格

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
M5M44265CTP-6S MITSUBISHI

获取价格

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
M5M44265CTP-6ST MITSUBISHI

获取价格

EDO DRAM, 256KX16, 60ns, CMOS, PDSO40, 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-44/40
M5M44265CTP-7 MITSUBISHI

获取价格

EDO (HYPER PAGE MODE) 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM