5秒后页面跳转
M2004-02-644.5313 PDF预览

M2004-02-644.5313

更新时间: 2024-11-29 19:12:31
品牌 Logo 应用领域
艾迪悌 - IDT ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
10页 168K
描述
CLCC-36, Tube

M2004-02-644.5313 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:CLCC
包装说明:QCCN,针数:36
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.42应用程序:SONET;SDH
JESD-30 代码:S-XQCC-N36JESD-609代码:e0
长度:9 mm功能数量:1
端子数量:36最高工作温度:70 °C
最低工作温度:封装主体材料:UNSPECIFIED
封装代码:QCCN封装形状:SQUARE
封装形式:CHIP CARRIER峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:2.8 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:NO LEAD
端子节距:0.635 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:9 mm
Base Number Matches:1

M2004-02-644.5313 数据手册

 浏览型号M2004-02-644.5313的Datasheet PDF文件第2页浏览型号M2004-02-644.5313的Datasheet PDF文件第3页浏览型号M2004-02-644.5313的Datasheet PDF文件第4页浏览型号M2004-02-644.5313的Datasheet PDF文件第5页浏览型号M2004-02-644.5313的Datasheet PDF文件第6页浏览型号M2004-02-644.5313的Datasheet PDF文件第7页 
P r o d u c t D a t a S h e e t  
Integrated  
Circuit  
Systems, Inc.  
M2004-02/-12  
FREQUENCY TRANSLATION PLL  
GENERAL DESCRIPTION  
PIN ASSIGNMENT (9 x 9 mm SMT)  
The M2004 variants -02 and -12 are VCSO (Voltage  
Controlled SAW Oscillator) based  
clock generator PLLs designed for  
clock frequency translation and jitter  
attenuation in a high-speed data  
communications system. The clock  
multiplication ratio and output  
divider ratio are pin selectable.  
M1  
M2  
M3  
M4  
M5  
VCC  
DNC  
DNC  
DNC  
NC  
28  
29  
30  
31  
32  
33  
34  
35  
36  
18  
17  
16  
15  
14  
13  
12  
11  
10  
MR  
nFOUT  
FOUT  
GND  
N1  
M2004-02  
M2004-12  
External loop components allow the tailoring of PLL  
loop response. The M2004-12 adds Hitless Switching  
with Phase Build-out (HS/PBO) to ensure that reference  
clock reselection does not disrupt the output clock.  
( T o p V i e w )  
N0  
VCC  
GND  
Also read about device variants -22, -32, -42, and  
-52 in the M2004-x2 Preliminary Information sheet.  
FEATURES  
Ideal for OC-48/192 data clock  
Integrated SAW (surface acoustic wave) delay line  
Figure 1: Pin Assignment  
Example Input / Output Frequency Combinations  
VCSO frequency from 300 to 700MHz  
(Specify VCSO center frequency at time of order)  
Input Clock VCSO 1  
Output  
Application  
Low phase jitter of < 0.5ps rms, typical (12kHz to  
20MHz or 50kHz to 80MHz)  
(MHz)  
Freq (MHz) Freq (MHz)  
19.44  
77.76  
Pin-selectable configuration  
38.80  
77.76  
155.52  
25.00  
155.52  
622.08  
The M2004-12 adds Hitless Switching with Phase  
Build-out (HS/PBO) to ensure SONET/SDH MTIE and  
TDEV compliance during reference clock reselection  
OC-12 / 48 /192  
Gigabit Ethernet  
311.04  
622.08  
Reference clock inputs support differential LVDS,  
LVPECL, as well as single-ended LVCMOS, LVTTL  
625.00  
156.25  
Table 1: Example Input / Output Frequency Combinations  
Industrial temperature available  
Single 3.3V power supply  
Note 1: Specify VCSO center frequency at time of order  
Small 9 x 9 mm SMT (surface mount) package  
SIMPLIFIED BLOCK DIAGRAM  
Loop  
Filter  
M2004-02/-12  
DIF_REF  
0
nDIF_REF  
VCSO  
REF_CLK  
REF_SEL  
1
M Divider  
FOUT  
N Divider  
nFOUT  
6
2
M5:0  
N1:0  
MR  
Figure 2: Simplified Block Diagram  
M2004-02/-12 Datasheet Rev 1.3  
Revised 17Dec2004  
M2004-02/-12 Frequency Translation PLL  
Integrated Circuit Systems, Inc. Communications Modules www.icst.com tel (508) 852-5400  

与M2004-02-644.5313相关器件

型号 品牌 获取价格 描述 数据表
M2004-02-644.5313LF IDT

获取价格

Support Circuit, 1-Func
M2004-02-644.5313T IDT

获取价格

CLCC-36, Reel
M2004-02-666.5143 ICSI

获取价格

Frequency Synthesizer
M2004-02-666.5143 IDT

获取价格

Support Circuit, 1-Func
M2004-02-666.5143LF IDT

获取价格

Support Circuit, 1-Func
M2004-02-669.1281 ICSI

获取价格

Frequency Synthesizer
M2004-02-669.1281LF IDT

获取价格

Support Circuit, 1-Func
M2004-02-669.3266 ICSI

获取价格

Frequency Synthesizer
M2004-02-669.3266LF IDT

获取价格

Support Circuit, 1-Func
M2004-02-672.1600 ICSI

获取价格

Frequency Synthesizer