5秒后页面跳转
LTC2221CUP PDF预览

LTC2221CUP

更新时间: 2024-11-27 10:52:55
品牌 Logo 应用领域
亚德诺 - ADI 转换器
页数 文件大小 规格书
32页 797K
描述
LTC2221 - 12-Bit, 135Msps ADCs; Package: QFN; Pins: 64; Temperature Range: 0°C to 70°C

LTC2221CUP 数据手册

 浏览型号LTC2221CUP的Datasheet PDF文件第2页浏览型号LTC2221CUP的Datasheet PDF文件第3页浏览型号LTC2221CUP的Datasheet PDF文件第4页浏览型号LTC2221CUP的Datasheet PDF文件第5页浏览型号LTC2221CUP的Datasheet PDF文件第6页浏览型号LTC2221CUP的Datasheet PDF文件第7页 
LTC2220/LTC2221  
12-Bit,170Msps/  
135Msps ADCs  
U
FEATURES  
DESCRIPTIO  
TheLTC®2220andLTC2221are170Msps/135Msps,sam-  
pling 12-bit A/D converters designed for digitizing high  
frequency, wide dynamic range signals. The LTC2220/  
LTC2221 are perfect for demanding communications  
applications with AC performance that includes 67.5dB  
SNR and 80dB spurious free dynamic range for signals  
up to 170MHz. Ultralow jitter of 0.15psRMS allows  
undersampling of IF frequencies with excellent noise  
performance.  
Sample Rate: 170Msps/135Msps  
67.5dB SNR up to 140MHz Input  
80dB SFDR up to 170MHz Input  
775MHz Full Power Bandwidth S/H  
Single 3.3V Supply  
Low Power Dissipation: 890mW/660mW  
LVDS, CMOS, or Demultiplexed CMOS Outputs  
Selectable Input Ranges: ±0.5V or ±1V  
No Missing Codes  
Optional Clock Duty Cycle Stabilizer  
DC specs include ±0.4LSB INL (typ), ±0.3LSB DNL (typ)  
Shutdown and Nap Modes  
and no missing codes over temperature. The transition  
Data Ready Output Clock  
noise is a low 0.5LSBRMS  
.
Pin Compatible Family  
The digital outputs can be either differential LVDS, or  
single-ended CMOS. There are three format options for  
theCMOSoutputs:asinglebusrunningatthefulldatarate  
or two demultiplexed buses running at half data rate with  
either interleaved or simultaneous update. A separate  
output power supply allows the CMOS output swing to  
range from 0.5V to 3.6V.  
The ENC+ and ENCinputs may be driven differentially or  
singleendedwithasinewave, PECL, LVDS, TTL, orCMOS  
inputs. An optional clock duty cycle stabilizer allows high  
performance at full speed for a wide range of clock duty  
cycles.  
185Msps: LTC2220-1 (12-Bit)  
170Msps: LTC2220 (12-Bit), LTC2230 (10-Bit)  
135Msps: LTC2221 (12-Bit), LTC2231 (10-Bit)  
64-Pin 9mm × 9mm QFN Package  
U
APPLICATIO S  
Wireless and Wired Broadband Communication  
Cable Head-End Systems  
Power Amplifier Linearization  
Communications Test Equipment  
, LTC and LT are registered trademarks of Linear Technology Corporation.  
All other trademarks are the property of their respective owners.  
U
TYPICAL APPLICATIO  
SFDR vs Input Frequency  
3.3V  
V
DD  
100  
90  
0.5V  
TO 3.6V  
REFH  
REFL  
FLEXIBLE  
REFERENCE  
OV  
DD  
4th OR HIGHER  
80  
70  
60  
50  
40  
D11  
+
12-BIT  
PIPELINED  
ADC CORE  
CMOS  
OR  
CORRECTION  
LOGIC  
ANALOG  
INPUT  
OUTPUT  
DRIVERS  
INPUT  
S/H  
LVDS  
D0  
2nd OR 3rd  
OGND  
CLOCK/DUTY  
CYCLE  
CONTROL  
22201 TA01  
200  
300  
0
100  
400  
500  
600  
ENCODE  
INPUT  
INPUT FREQUENCY (MHz)  
22201 TA01b  
22201fa  
1

与LTC2221CUP相关器件

型号 品牌 获取价格 描述 数据表
LTC2221CUP#PBF Linear

获取价格

LTC2221 - 12-Bit, 135Msps ADCs; Package: QFN; Pins: 64; Temperature Range: 0°C to
LTC2221CUP#TRPBF ADI

获取价格

12-Bit, 135Msps ADCs
LTC2221IUP ADI

获取价格

ADC, Proprietary Method, 12-Bit, 1 Func, 1 Channel, Parallel, Word Access, CMOS, PQCC64
LTC2221IUP#PBF ADI

获取价格

LTC2221 - 12-Bit, 135Msps ADCs; Package: QFN; Pins: 64; Temperature Range: -40°C t
LTC2221IUP#TRPBF Linear

获取价格

LTC2221 - 12-Bit, 135Msps ADCs; Package: QFN; Pins: 64; Temperature Range: -40°C t
LTC2222 Linear

获取价格

14-Bit, 125/105Msps Low Power 3V ADCs
LTC2222 ADI

获取价格

12 位、105Msps ADC
LTC2222_15 Linear

获取价格

12-Bit,105Msps/ 80Msps ADCs
LTC2222-11 Linear

获取价格

11-Bit, 105Msps ADC
LTC2222CUK Linear

获取价格

12-Bit,105Msps/80Msps ADCs