Datasheet > KM48V8004C

KM48V8004C

更新时间： 2024-11-01 22:25:11

品牌	Logo	应用领域
三星 - SAMSUNG		存储
页数	文件大小	规格书
21页	389K
描述
8M x 8bit CMOS Dynamic RAM with Extended Data Out

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

KM48V8004C 数据手册

KM48V8004C,KM48V8104C

CMOS DRAM

8M x 8bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 8,388,608 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random

access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -5 or -6), power consumption(Normal

or Low power) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh

capabilities. Furthermore, Self-refresh operation is available in L-version. This 8Mx8 EDO Mode DRAM family is fabricated using Sam-

sung¢s advanced CMOS process to realize high band-width, low power consumption and high reliability.

• Extended Data Out Mode operation

FEATURES

• CAS-before-RAS refresh capability

• Part Identification

• RAS-only and Hidden refresh capability

• Self-refresh capability (L-ver only)

• Fast parallel test mode capability

• LVTTL(3.3V) compatible inputs and outputs

• Early Write or output enable controlled write

• JEDEC Standard pinout

- KM48V8004C/C-L(3.3V, 8K Ref.)

- KM48V8104C/C-L(3.3V, 4K Ref.)

• Active Power Dissipation

Unit : mW

Speed

-45

-5

• Available in Plastic SOJ and TSOP(II) packages

• +3.3V±0.3V power supply

324

288

252

432

396

360

-6

• Refresh Cycles

FUNCTIONAL BLOCK DIAGRAM

Part

NO.

Refresh

cycle

Refresh time

Normal

L-ver

RAS

CAS

Vcc

Vss

Control

Clocks

KM48V8004C*

KM48V8104C

64ms

128ms

VBB Generator

* Access mode & RAS only refresh mode

: 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.)

CAS-before-RAS & Hidden refresh mode

: 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)

Row Decoder

Refresh Timer

Refresh Control

Data in

Buffer

Memory Array

8,388,608 x 8

Cells

DQ0

DQ7

Refresh Counter

Row Address Buffer

Col. Address Buffer

¡ Ü

Performance Range:

Data out

Buffer

A0~A12

(A0~A11)*1

Speed

-45

-5

tRAC

45ns

50ns

60ns

tCAC

12ns

13ns

15ns

tRC

tHPC

17ns

20ns

25ns

74ns

84ns

104ns

A0~A9

(A0~A10)*1

Column Decoder

Note) *1 : 4K Refresh

-6

SAMSUNG ELECTRONICS CO., LTD. reserves the right to

change products and specifications without notice.

12 3 4 5 6 7...21

中文翻译

下载PDF

与KM48V8004C相关器件

型号	品牌	获取价格	描述	数据表
KM48V8004CK-5T	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32
KM48V8004CK-5TM	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32
KM48V8004CK-6	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
KM48V8004CK-L6	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
KM48V8004CS4	SAMSUNG	获取价格	DRAM
KM48V8004CS-45	SAMSUNG	获取价格	EDO DRAM, 8MX8, 45ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, TSOP2-32
KM48V8004CS-5	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, TSOP2-32
KM48V8004CS-6	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, TSOP2-32
KM48V8004CS-L6	SAMSUNG	获取价格	EDO DRAM, 8MX8, 60ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, TSOP2-32
KM48V8004J-F5	SAMSUNG	获取价格	EDO DRAM, 8MX8, 50ns, CMOS, PDSO32, PLASTIC, SOJ-32

与KM48V8004C相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

7
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

4
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

26
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

25

产品中心

服务支持

精选活动

关于我们

帮助中心

KM48V8004C

KM48V8004C 数据手册

与KM48V8004C相关器件

与KM48V8004C相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

KM48V8004C

KM48V8004C 数据手册

与KM48V8004C相关器件

与KM48V8004C相关文章

您还可以找

您在本页遇到什么问题？