KK4027BD

更新时间： 2024-11-09 03:48:07

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

KK4027BD 数据手册

TECHNICAL DATA

KK4027B

Dual JK Flip-Flop

The KK4027B is a Dual JK Flip-Flop which is edge-triggered and

features independent Set, Reset, and Clock inputs. Data is accepted when

the Clock is LOW and transferred to the output on the positive-going edge

of the Clock. The active HIGH asynchronous Reset and Set are

independent and override the J, K, or Clock inputs. The outputs are

buffered for best system performance.

•

Operating Voltage Range: 3.0 to 18 V

Maximum input current of 1 µA at 18 V over full package-temperature

range; 100 nA at 18 V and 25°C

•

Noise margin (over full package temperature range):

ORDERING INFORMATION

1.0 V min @ 5.0 V supply

2.0 V min @ 10.0 V supply

2.5 V min @ 15.0 V supply

KK4027BN

Plastic

KK4027BD SOIC

T_A= -55° to 125° C for all packages

PIN ASSIGNMENT

LOGIC DIAGRAM

FUNCTION TABLE

Inputs

Set Reset Clock

Outputs

Q_n+1Q_n+1

No change

PIN 16 =V_CC

PIN 8 = GND

X = don’t care

Qn+1 = State After Clock Positive Transition

12 3 4 5 6

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
KK4027BN	KODENSHI	获取价格	Dual JK Flip-Flop
KK4028B	KODENSHI	获取价格	BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
KK4028BD	KODENSHI	获取价格	BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
KK4028BN	KODENSHI	获取价格	BCD-to-Decimal Decoder High-Voltage Silicon-Gate CMOS
KK4029B	KODENSHI	获取价格	Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
KK4029BD	KODENSHI	获取价格	Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
KK4029BN	KODENSHI	获取价格	Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS
KK4030B	KODENSHI	获取价格	Quad Exclusive-OR Gate High-Voltage Silicon-Gate CMOS
KK4030BD	KODENSHI	获取价格	Quad Exclusive-OR Gate High-Voltage Silicon-Gate CMOS
KK4030BN	KODENSHI	获取价格	Quad Exclusive-OR Gate High-Voltage Silicon-Gate CMOS