5秒后页面跳转
KAD5610P-25Q72 PDF预览

KAD5610P-25Q72

更新时间: 2024-11-25 11:28:07
品牌 Logo 应用领域
英特矽尔 - INTERSIL 转换器
页数 文件大小 规格书
27页 579K
描述
Dual 10-Bit, 250/210/170/125MSPS A/D Converter

KAD5610P-25Q72 数据手册

 浏览型号KAD5610P-25Q72的Datasheet PDF文件第2页浏览型号KAD5610P-25Q72的Datasheet PDF文件第3页浏览型号KAD5610P-25Q72的Datasheet PDF文件第4页浏览型号KAD5610P-25Q72的Datasheet PDF文件第5页浏览型号KAD5610P-25Q72的Datasheet PDF文件第6页浏览型号KAD5610P-25Q72的Datasheet PDF文件第7页 
KAD5610P  
®
Data Sheet  
January 30, 2009  
FN6810.1  
Dual 10-Bit, 250/210/170/125MSPS A/D  
Converter  
Features  
• Programmable Gain, Offset and Skew control  
• 1.3GHz Analog Input Bandwidth  
• 60fs Clock Jitter  
The KAD5610P is a family of low-power, high-performance,  
dual-channel 10-bit, analog-to-digital converters. Designed  
with Intersil’s proprietary FemtoCharge™ technology on a  
standard CMOS process, the family supports sampling rates  
of up to 250MSPS. The KAD5610P-25 is the fastest member  
of this pin-compatible family, which also features sample  
rates of 210MSPS (KAD5610P-21), 170MSPS  
• Over-Range Indicator  
• Selectable Clock Divider: ÷1, ÷2 or ÷4  
• Clock Phase Selection  
(KAD5610P-17) and 125MSPS (KAD5610P-12).  
• Nap and Sleep Modes  
A serial peripheral interface (SPI) port allows for extensive  
configurability, as well as fine control of gain, skew and offset  
matching between the two converter cores.  
• Two’s Complement, Gray Code or Binary Data Format  
• DDR LVDS-Compatible or LVCMOS Outputs  
• Programmable Built-in Test Patterns  
• Single-Supply 1.8V Operation  
Digital output data is presented in selectable LVDS or CMOS  
formats. The KAD5610P is available in a 72-contact QFN  
package with an exposed paddle. Performance is specified  
over the full industrial temperature range (-40°C to +85°C).  
Applications  
• Power Amplifier Linearization  
• Radar and Satellite Antenna Array Processing  
• Broadband Communications  
CLKP  
CLKN  
CLKOUTP  
CLKOUTN  
• High-Performance Data Acquisition  
• Communications Test Equipment  
• WiMAX and Microwave Receivers  
CLOCK  
GENERATION  
Key Specifications  
• SNR = 60.7dBFS for f = 105MHz (-1dBFS)  
IN  
AINP  
AINN  
10-BIT  
250MSPS  
ADC  
D[9:0]P  
D[9:0]N  
SHA  
• SFDR = 86.1dBc for f = 105MHz (-1dBFS)  
IN  
VREF  
ORP  
ORN  
DIGITAL  
ERROR  
CORRECTION  
VCM  
• Power consumption  
- 411mW @ 250MSPS  
- 327mW @ 125MSPS  
OUTFMT  
BINP  
BINN  
10-BIT  
250MSPS  
ADC  
SHA  
OUTMODE  
VREF  
1.25V  
Pin-Compatible Family  
+
SPI  
CONTROL  
SPEED  
(MSPS)  
MODEL  
KAD5612P-25  
KAD5612P-21  
KAD5612P-17  
KAD5612P-12  
KAD5610P-25  
KAD5610P-21  
KAD5610P-17  
KAD5610P-12  
RESOLUTION  
12  
12  
12  
12  
10  
10  
10  
10  
250  
210  
170  
125  
250  
210  
170  
125  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.  
FemtoCharge is a trademark of Kenet Inc. Copyright Intersil Americas Inc. 2008. All Rights Reserved  
All other trademarks mentioned are the property of their respective owners.  
1

与KAD5610P-25Q72相关器件

型号 品牌 获取价格 描述 数据表
KAD5612P INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P_09 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P_0909 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P-12 INTERSIL

获取价格

Providing high-performance solutions for every link in the signal chain
KAD5612P-12 RENESAS

获取价格

12-Bit, 125MSPS Dual-Channel ADC with LVDS/LVCMOS Outputs
KAD5612P-12Q72 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P-17 INTERSIL

获取价格

Providing high-performance solutions for every link in the signal chain
KAD5612P-17 RENESAS

获取价格

12-Bit, 170MSPS Dual-Channel ADC with LVDS/LVCMOS Outputs
KAD5612P-17Q72 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P-21 INTERSIL

获取价格

Providing high-performance solutions for every link in the signal chain