5秒后页面跳转
KAD5612P PDF预览

KAD5612P

更新时间: 2024-02-05 12:05:13
品牌 Logo 应用领域
英特矽尔 - INTERSIL 转换器
页数 文件大小 规格书
28页 570K
描述
Dual 12-Bit, 250/210/170/125MSPS A/D Converter

KAD5612P 数据手册

 浏览型号KAD5612P的Datasheet PDF文件第2页浏览型号KAD5612P的Datasheet PDF文件第3页浏览型号KAD5612P的Datasheet PDF文件第4页浏览型号KAD5612P的Datasheet PDF文件第5页浏览型号KAD5612P的Datasheet PDF文件第6页浏览型号KAD5612P的Datasheet PDF文件第7页 
KAD5612P  
®
Data Sheet  
January 21, 2009  
FN6803.1  
Dual 12-Bit, 250/210/170/125MSPS A/D  
Converter  
Features  
• Programmable Gain, Offset and Skew Control  
• 1.3GHz Analog Input Bandwidth  
• 60fs Clock Jitter  
The KAD5612P is a family of low-power, high-performance,  
dual-channel 12-bit, analog-to-digital converters. Designed  
with FemtoCharge™ technology on a standard CMOS  
process, the family supports sampling rates of up to  
250MSPS. The KAD5612P-25 is the fastest member of this  
pin-compatible family, which also features sample rates of  
210MSPS (KAD5612P-21), 170MSPS (KAD5612P-17) and  
125MSPS (KAD5612P-12).  
• Over-Range Indicator  
• Selectable Clock Divider: ÷1, ÷2 or ÷4  
• Clock Phase Selection  
• Nap and Sleep Modes  
• Two’s Complement, Gray Code or Binary Data Format  
• DDR LVDS-Compatible or LVCMOS Outputs  
• Programmable Built-in Test Patterns  
• Single-Supply 1.8V Operation  
• Pb-Free (RoHS Compliant)  
A serial peripheral interface (SPI) port allows for extensive  
configurability, as well as fine control of gain, skew and offset  
matching between the two converter cores.  
Digital output data is presented in selectable LVDS or CMOS  
formats. The KAD5612P is available in a 72-contact QFN  
package with an exposed paddle. Performance is specified  
over the full industrial temperature range (-40°C to +85°C).  
Applications  
• Power Amplifier Linearization  
• Radar and Satellite Antenna Array Processing  
• Broadband Communications  
CLKP  
CLKN  
CLKOUTP  
CLKOUTN  
CLOCK  
GENERATION  
• High-Performance Data Acquisition  
• Communications Test Equipment  
• WiMAX and Microwave Receivers  
AINP  
AINN  
12-BIT  
250MSPS  
ADC  
Key Specifications  
• SNR = 66.0dBFS for f = 105MHz (-1dBFS)  
IN  
D[11:0]P  
D[11:0]N  
SHA  
VREF  
ORP  
ORN  
• SFDR = 86.0dBc for f = 105MHz (-1dBFS)  
IN  
DIGITAL  
ERROR  
CORRECTION  
VCM  
• Power consumption  
OUTFMT  
- 429mW @ 250MSPS  
- 342mW @ 125MSPS  
BINP  
BINN  
12-BIT  
250MSPS  
ADC  
SHA  
OUTMODE  
VREF  
Pin-Compatible Family  
+
1.25V  
SPI  
CONTROL  
SPEED  
(MSPS)  
MODEL  
KAD5612P-25  
KAD5612P-21  
KAD5612P-17  
KAD5612P-12  
KAD5610P-25  
KAD5610P-21  
KAD5610P-17  
KAD5610P-12  
RESOLUTION  
12  
12  
12  
12  
10  
10  
10  
10  
250  
210  
170  
125  
250  
210  
170  
125  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.  
FemtoCharge is a trademark of Kenet Inc. Copyright Intersil Americas Inc. 2008, 2009. All Rights Reserved  
All other trademarks mentioned are the property of their respective owners.  
1

与KAD5612P相关器件

型号 品牌 获取价格 描述 数据表
KAD5612P_09 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P_0909 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P-12 INTERSIL

获取价格

Providing high-performance solutions for every link in the signal chain
KAD5612P-12 RENESAS

获取价格

12-Bit, 125MSPS Dual-Channel ADC with LVDS/LVCMOS Outputs
KAD5612P-12Q72 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P-17 INTERSIL

获取价格

Providing high-performance solutions for every link in the signal chain
KAD5612P-17 RENESAS

获取价格

12-Bit, 170MSPS Dual-Channel ADC with LVDS/LVCMOS Outputs
KAD5612P-17Q72 INTERSIL

获取价格

Dual 12-Bit, 250/210/170/125MSPS A/D Converter
KAD5612P-21 INTERSIL

获取价格

Providing high-performance solutions for every link in the signal chain
KAD5612P-21 RENESAS

获取价格

12-Bit, 210MSPS Dual-Channel ADC with LVDS/LVCMOS Outputs