5秒后页面跳转
K4X56163PE-LGC0 PDF预览

K4X56163PE-LGC0

更新时间: 2024-02-23 00:03:03
品牌 Logo 应用领域
三星 - SAMSUNG 时钟动态存储器双倍数据速率内存集成电路
页数 文件大小 规格书
48页 699K
描述
DDR DRAM, 16MX16, 2ns, CMOS, PBGA60,

K4X56163PE-LGC0 技术参数

是否Rohs认证: 不符合生命周期:Active
包装说明:FBGA, BGA60,9X10,32Reach Compliance Code:compliant
风险等级:5.83最长访问时间:2 ns
最大时钟频率 (fCLK):66 MHzI/O 类型:COMMON
交错的突发长度:2,4,8JESD-30 代码:R-PBGA-B60
JESD-609代码:e0内存密度:268435456 bit
内存集成电路类型:DDR DRAM内存宽度:16
端子数量:60字数:16777216 words
字数代码:16000000最高工作温度:85 °C
最低工作温度:-25 °C组织:16MX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA60,9X10,32
封装形状:RECTANGULAR封装形式:GRID ARRAY, FINE PITCH
电源:1.8 V认证状态:Not Qualified
刷新周期:8192连续突发长度:2,4,8
最大待机电流:0.0003 A子类别:DRAMs
最大压摆率:0.08 mA标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOMBase Number Matches:1

K4X56163PE-LGC0 数据手册

 浏览型号K4X56163PE-LGC0的Datasheet PDF文件第2页浏览型号K4X56163PE-LGC0的Datasheet PDF文件第3页浏览型号K4X56163PE-LGC0的Datasheet PDF文件第4页浏览型号K4X56163PE-LGC0的Datasheet PDF文件第5页浏览型号K4X56163PE-LGC0的Datasheet PDF文件第6页浏览型号K4X56163PE-LGC0的Datasheet PDF文件第7页 
K4X56163PE-L(F)G  
Mobile-DDR SDRAM  
16M x16 Mobile DDR SDRAM  
FEATURES  
• 1.8V power supply, 1.8V I/O power  
• Double-data-rate architecture; two data transfers per clock cycle  
• Bidirectional data strobe(DQS)  
• Four banks operation  
• Differential clock inputs(CK and CK)  
• MRS cycle with address key programs  
- CAS Latency ( 3 )  
- Burst Length ( 2, 4, 8 )  
- Burst Type (Sequential & Interleave)  
- Partial Self Refresh Type ( Full, 1/2, 1/4 array )  
- Internal Temperature Compensated Self Refresh  
- Driver strength ( 1, 1/2, 1/4, 1/8 )  
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK).  
• Data I/O transactions on both edges of data strobe, DM for masking.  
• Edge aligned data output, center aligned data input.  
• No DLL; CK to DQS is not synchronized.  
• LDM/UDM for write masking only.  
• 7.8us auto refresh duty cycle.  
• CSP package.  
Operating Frequency  
DDR200  
DDR133  
Speed @CL3  
*CL : CAS Latency  
100Mhz  
66Mhz  
Column address configuration  
Organization  
Row Address  
Column Address  
16Mx16  
A0 ~ A12  
A0-A8  
DM is internally loaded to match DQ and DQS identically.  
1
March 2004  

与K4X56163PE-LGC0相关器件

型号 品牌 获取价格 描述 数据表
K4X56163PE-LGC2 SAMSUNG

获取价格

DDR DRAM, 16MX16, 2ns, CMOS, PBGA60,
K4X56163PG SAMSUNG

获取价格

16M x16 Mobile-DDR SDRAM
K4X56163PG-FEC30 SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60, LEAD FREE, FBGA-60
K4X56163PG-FECA0 SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60, LEAD FREE, FBGA-60
K4X56163PG-FGC30 SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60, LEAD FREE, FBGA-60
K4X56163PG-FGCA SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60,
K4X56163PG-FGCA0 SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60, LEAD FREE, FBGA-60
K4X56163PG-LGC30 SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60, FBGA-60
K4X56163PG-LGCA0 SAMSUNG

获取价格

DDR DRAM, 16MX16, 6ns, CMOS, PBGA60, FBGA-60
K4X56163PI-L(F)E/GC3 SAMSUNG

获取价格

16Mx16 Mobile DDR SDRAM