5秒后页面跳转
K3N6C3000C-DC10 PDF预览

K3N6C3000C-DC10

更新时间: 2024-01-18 12:11:26
品牌 Logo 应用领域
三星 - SAMSUNG 有原始数据的样本ROM光电二极管内存集成电路
页数 文件大小 规格书
4页 74K
描述
MASK ROM, 4MX8, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42

K3N6C3000C-DC10 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP42,.6
针数:42Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.32.00.71
风险等级:5.92最长访问时间:100 ns
JESD-30 代码:R-PDIP-T42JESD-609代码:e0
长度:52.42 mm内存密度:33554432 bit
内存集成电路类型:MASK ROM内存宽度:8
功能数量:1端子数量:42
字数:4194304 words字数代码:4000000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4MX8
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP42,.6封装形状:RECTANGULAR
封装形式:IN-LINE并行/串行:PARALLEL
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified座面最大高度:5.08 mm
最大待机电流:0.00005 A子类别:MASK ROMs
最大压摆率:0.05 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:15.24 mmBase Number Matches:1

K3N6C3000C-DC10 数据手册

 浏览型号K3N6C3000C-DC10的Datasheet PDF文件第2页浏览型号K3N6C3000C-DC10的Datasheet PDF文件第3页浏览型号K3N6C3000C-DC10的Datasheet PDF文件第4页 
K3N6C3000C-DC  
32M-Bit (4Mx8) CMOS MASK ROM  
FEATURES  
CMOS MASK ROM  
GENERAL DESCRIPTION  
· 4,194,304 x 8 bit organization  
· Fast access time : 100ns(Max.)  
· Supply voltage : single +5V  
· Current consumption  
Operating : 50mA(Max.)  
Standby : 50 mA(Max.)  
· Fully static operation  
· All inputs and outputs TTL compatible  
· Three state outputs  
The K3N6C3000C-DC is a fully static mask programmable  
ROM organized 4,194,304 x 8 bit. It is fabricated using silicon-  
gate CMOS process technology.  
This device operates with a 5V single power supply, and all  
inputs and outputs are TTL compatible.  
Because of its asynchronous operation, it requires no external  
clock assuring extremely easy operation.  
It is suitable for use in program memory of microprocessor and  
data memory, character generator.  
· Package  
- . K3N6C3000C-DC : 42-DIP-600  
The K3N6C3000C-DC is packaged in a 42-DIP.  
FUNCTIONAL BLOCK DIAGRAM  
PIN CONFIGURATION  
A21  
X
MEMORY CELL  
MATRIX  
(4,194,304x8)  
A19  
1
2
42  
41  
A20  
A9  
BUFFERS  
AND  
DECODER  
.
.
.
.
.
.
.
.
A18  
A8  
3
40 A10  
39 A11  
38 A12  
A7  
A6  
A5  
A4  
4
5
6
A13  
37  
36  
35  
34  
33  
Y
SENSE AMP.  
BUFFERS  
7
BUFFERS  
AND  
DECODER  
A14  
A15  
A16  
A3  
A2  
8
A0  
9
A1  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
A17  
DIP  
32 A21  
CE  
.
. .  
VSS  
VSS  
31  
30  
29  
28  
27  
OE  
Q0  
A0  
Q0  
Q7  
CE  
OE  
CONTROL  
LOGIC  
Q7  
N.C  
Q1  
N.C  
Q6  
N.C  
26 N.C  
Q2  
N.C  
Q3  
Q5  
25  
24  
23  
N.C  
Q4  
Pin Name  
A0 - A21  
Q0 - Q7  
CE  
Pin Function  
Address Inputs  
N.C  
22 VCC  
Data Outputs  
Chip Enable  
Output Enable  
Power (+5V)  
Ground  
K3N6C3000C-DC  
OE  
VCC  
VSS  
N.C  
No Connection  

与K3N6C3000C-DC10相关器件

型号 品牌 获取价格 描述 数据表
K3N6C3000C-DC12 SAMSUNG

获取价格

MASK ROM, 4MX8, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C3000C-DC15 SAMSUNG

获取价格

MASK ROM, 4MX8, 150ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C3000E-DC10 SAMSUNG

获取价格

MASK ROM, 4MX8, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C3000E-DC12 SAMSUNG

获取价格

MASK ROM, 4MX8, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C3000E-DC15 SAMSUNG

获取价格

MASK ROM, 4MX8, 150ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C4000C-DC10 SAMSUNG

获取价格

MASK ROM, 2MX16, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C4000C-DC12 SAMSUNG

获取价格

MASK ROM, 2MX16, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C4000C-DC15 SAMSUNG

获取价格

MASK ROM, 2MX16, 150ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C4000E-DC10 SAMSUNG

获取价格

MASK ROM, 2MX16, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N6C4000E-DC12 SAMSUNG

获取价格

MASK ROM, 2MX16, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42