5秒后页面跳转
捷配首页

Datasheet > ISPLSI5512VA-70LB388
ISPLSI5512VA-70LB388 PDF预览

ISPLSI5512VA-70LB388

更新时间： 2024-10-29 22:12:51
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
26页 331K
描述
In-System Programmable 3.3V SuperWIDE⑩ High Density PLD

阅读下载

中文翻译

获取价格

ISPLSI5512VA-70LB388 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：BGA
包装说明：BGA-388针数：388
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.84
其他特性：512 MACROCELLS最大时钟频率：45 MHz
系统内可编程：YESJESD-30 代码：S-PBGA-B388
JESD-609代码：e0JTAG BST：YES
长度：35 mm湿度敏感等级：3
专用输入次数：I/O 线路数量：288
宏单元数：512端子数量：388
最高工作温度：70 °C最低工作温度：
组织：0 DEDICATED INPUTS, 288 I/O输出函数：MACROCELL
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装等效代码：BGA388,26X26,50封装形状：SQUARE
封装形式：GRID ARRAY峰值回流温度（摄氏度）：225
电源：2.5/3.3,3.3 V可编程逻辑类型：EE PLD
传播延迟：19 ns认证状态：Not Qualified
座面最大高度：3.25 mm子类别：Programmable Logic Devices
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1.27 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：30宽度：35 mm
Base Number Matches：1

ISPLSI5512VA-70LB388 数据手册

 浏览型号ISPLSI5512VA-70LB388的Datasheet PDF文件第2页浏览型号ISPLSI5512VA-70LB388的Datasheet PDF文件第3页浏览型号ISPLSI5512VA-70LB388的Datasheet PDF文件第4页浏览型号ISPLSI5512VA-70LB388的Datasheet PDF文件第5页浏览型号ISPLSI5512VA-70LB388的Datasheet PDF文件第6页浏览型号ISPLSI5512VA-70LB388的Datasheet PDF文件第7页 
®
ispLSI 5512VA  
In-System Programmable  
3.3V SuperWIDE™ High Density PLD  
— Superior Quality of Results  
Features  
— Tightly Integrated with Leading CAE Vendor Tools  
— Productivity Enhancing Timing Analyzer, Explore  
Tools, Timing Simulator and ispANALYZER™  
— PC and UNIX Platforms  
• SuperWIDE HIGH-DENSITY IN-SYSTEM  
PROGRAMMABLE LOGIC  
— 3.3V Power Supply  
— User Selectable 3.3V/2.5V I/O  
— 24000 PLD Gates / 512 Macrocells  
— Up to 288 I/O Pins  
Functional Block Diagram  
— 512 Registers  
Input Bus  
Input Bus  
Input Bus  
Input Bus  
— High-Speed Global Interconnect  
— SuperWIDE 32 Generic Logic Block (GLB) Size for  
Optimum Performance  
Boundary  
Scan  
Interface  
Generic  
Logic Block  
Generic  
Logic Block  
Generic  
Logic Block  
Generic  
Logic Block  
— SuperWIDE Input Gating (68 Inputs) for Fast  
Counters, State Machines, Address Decoders, etc.  
— PCB Efficient Ball Grid Array (BGA) Package  
Options  
— Interfaces with Standard 5V TTL Devices  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— fmax = 110 MHz Maximum Operating Frequency  
— tpd = 8.5 ns Propagation Delay  
— Enhanced tsu2 = 7 ns, tsu3 (CLK0/1) = 4.5ns,  
tsu3 (CLK2/3) = 3.5ns  
Global Routing Pool  
(GRP)  
— TTL/3.3V/2.5V Compatible Input Thresholds and  
Output Levels  
— Electrically Erasable and Reprogrammable  
— Non-Volatile  
— Programmable Speed/Power Logic Path  
Optimization  
• IN-SYSTEM PROGRAMMABLE  
— Increased Manufacturing Yields, Reduced Time-to-  
Market, and Improved Product Quality  
Generic  
Logic Block  
Generic  
Logic Block  
Generic  
Logic Block  
Generic  
Logic Block  
Input Bus  
Input Bus  
Input Bus  
Input Bus  
— Reprogram Soldered Devices for Faster Debugging  
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND  
3.3V IN-SYSTEM PROGRAMMABLE  
ispLSI 5000V Description  
The ispLSI 5000V Family of In-System Programmable  
High Density Logic Devices is based on Generic Logic  
Blocks (GLBs) of 32 registered macrocells and a single  
Global Routing Pool (GRP) structure interconnecting the  
GLBs.  
• ARCHITECTURE FEATURES  
— Enhanced Pin-Locking Architecture with Single-  
Level Global Routing Pool and SuperWIDE GLBs  
— Wrap Around Product Term Sharing Array Supports  
up to 35 Product Terms Per Macrocell  
— Macrocells Support Concurrent Combinatorial and  
Registered Functions  
— Macrocell Registers Feature Multiple Control  
Options Including Set, Reset and Clock Enable  
— Four Dedicated Clock Input Pins Plus Macrocell  
Product Term Clocks  
— Slew and Skew Programmable I/O (SASPI/O™)  
Supports Programmable Bus Hold, Pull-up, Open  
Drain and Slew and Skew Rate Options  
Outputs from the GLBs drive the Global Routing Pool  
(GRP) between the GLBs. Switching resources are pro-  
vided to allow signals in the Global Routing Pool to drive  
any or all the GLBs in the device. This mechanism allows  
fast, efficient connections across the entire device.  
Each GLB contains 32 macrocells and a fully populated,  
programmable AND-array with 160 logic product terms  
and five extra control product terms. The GLB has 68  
inputs from the Global Routing Pool which are available  
in both true and complement form for every product term.  
— Six Global Output Enable Terms, Two Global OE  
Pins and One Product Term OE per Macrocell  
• ispDesignEXPERT™ – LOGIC COMPILER AND COM-  
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL  
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING  
Copyright©2000LatticeSemiconductorCorp. Allbrandorproductnamesaretrademarksorregisteredtrademarksoftheirrespectiveholders. Thespecificationsandinformationhereinaresubject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
September 2000  
5512va_04  
1
1234567...26

中文翻译

下载PDF

ISPLSI5512VA-70LB388 替代型号

型号 品牌 替代类型 描述 数据表
ISPLSI5512VA-100LB388 LATTICE

完全替代

 In-System Programmable 3.3V SuperWIDE⑩ High D

与ISPLSI5512VA-70LB388相关器件

型号 品牌 获取价格 描述 数据表
ISPLSI5512VA-70LB388I ETC

获取价格

 		Electrically-Erasable Complex PLD
ISPLSI5512VA-70LQ208 LATTICE

获取价格

 		In-System Programmable 3.3V SuperWIDE⑩ High D
ISPLSI5512VE-100LB272 ETC

获取价格
ISPLSI5512VE-100LB272I ETC

获取价格

 		Electrically-Erasable Complex PLD
ISPLSI5512VE-100LB388 ETC

获取价格
ISPLSI5512VE-100LB388I ETC

获取价格

 		Electrically-Erasable Complex PLD
ISPLSI5512VE-100LF256 ETC

获取价格
ISPLSI5512VE-100LF256I ETC

获取价格

 		Electrically-Erasable Complex PLD
ISPLSI5512VE-100LF388 ETC

获取价格
ISPLSI5512VE-100LF388I ETC

获取价格

 		Electrically-Erasable Complex PLD

与ISPLSI5512VA-70LB388相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证