Datasheet > ISPLSI2128A-80LQ160

ISPLSI2128A-80LQ160

更新时间： 2024-11-17 23:59:51

品牌	Logo	应用领域
其他 - ETC		可编程逻辑输入元件时钟
页数	文件大小	规格书
12页	130K
描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2128A-80LQ160 数据手册

浏览型号ISPLSI2128A-80LQ160的Datasheet PDF文件第2页

浏览型号ISPLSI2128A-80LQ160的Datasheet PDF文件第3页

浏览型号ISPLSI2128A-80LQ160的Datasheet PDF文件第4页

浏览型号ISPLSI2128A-80LQ160的Datasheet PDF文件第5页

浏览型号ISPLSI2128A-80LQ160的Datasheet PDF文件第6页

ispLSI 2128/A

In-System Programmable High Density PLD

Features

Functional Block Diagram

• ENHANCEMENTS

Output Routing Pool (ORP)

D7 D6

Output Routing Pool (ORP)

— ispLSI 2128A is Fully Form and Function Compatible

to the ispLSI 2128, with Identical Timing

Specifcations and Packaging

— ispLSI 2128A is Built on an Advanced 0.35 Micron

E²CMOS^®Technology

• HIGH DENSITY PROGRAMMABLE LOGIC

— 6000 PLD Gates

— 128 I/O Pins, Eight Dedicated Inputs

— 128 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

Logic

Array

GLB

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

Global Routing Pool (GRP)

— fmax = 100 MHz Maximum Operating Frequency

— tpd = 10 ns Propagation Delay

Output Routing Pool (ORP)

— TTL Compatible Inputs and Outputs

— Electrically Erasable and Reprogrammable

— Non-Volatile

0139(9A)/2128

Description

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

The ispLSI 2128 and 2128A are High Density Program-

mableLogicDevices.Thedevicescontains128Registers,

128 Universal I/O pins, eight Dedicated Input pins, three

Dedicated Clock Input pins, two dedicated Global OE

input pins and a Global Routing Pool (GRP). The GRP

provides complete interconnectivity between all of these

elements. The ispLSI 2128 and 2128A feature 5V in-

system programmability and in-system diagnostic

capabilities. The ispLSI 2128 and 2128A offer non-

volatile reprogrammability of the logic, as well as the

interconnect to provide truly reconfigurable systems.

• IN-SYSTEM PROGRAMMABLE

— In-System Programmable (ISP™) 5V Only

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY

OF FIELD PROGRAMMABLE GATE ARRAYS

— Complete Programmable Device Can Combine Glue

Logic and Structured Designs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control to

Minimize Switching Noise

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

The basic unit of logic on these devices is the Generic

Logic Block (GLB). The GLBs are labeled A0, A1 .. D7

(Figure1). Thereareatotalof32GLBsintheispLSI2128

and 2128A devices. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

January 2002

2128_09

12 3 4 5 6 7...12

中文翻译

下载PDF

与ISPLSI2128A-80LQ160相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2128A-80LT176	ETC	获取价格	Electrically-Erasable Complex PLD
ISPLSI2128A-80LT176I	ETC	获取价格	Electrically-Erasable Complex PLD
ISPLSI2128E-100LT176	LATTICE	获取价格	In-System Programmable SuperFAST⑩ High Densit
ISPLSI2128E-135LT176	LATTICE	获取价格	In-System Programmable SuperFAST⑩ High Densit
ISPLSI2128E-165LT176	ETC	获取价格	Electrically-Erasable Complex PLD
ISPLSI2128E-180LT176	LATTICE	获取价格	In-System Programmable SuperFAST⑩ High Densit
ISPLSI2128V	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-60LJ84	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-60LJ84I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-60LQ160	LATTICE	获取价格	3.3V High Density Programmable Logic

与ISPLSI2128A-80LQ160相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2128A-80LQ160

ISPLSI2128A-80LQ160 数据手册

与ISPLSI2128A-80LQ160相关器件

与ISPLSI2128A-80LQ160相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2128A-80LQ160

ISPLSI2128A-80LQ160 数据手册

与ISPLSI2128A-80LQ160相关器件

与ISPLSI2128A-80LQ160相关文章

您还可以找

您在本页遇到什么问题？