Datasheet > 可编程逻辑 > 可编程逻辑器件> ISPLSI2128V-60LT100I

ISPLSI2128V-60LT100I

更新时间： 2024-11-17 22:11:23

品牌	Logo	应用领域
莱迪思 - LATTICE		可编程逻辑
页数	文件大小	规格书
15页	151K
描述
3.3V High Density Programmable Logic

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2128V-60LT100I 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	TQFP-100	针数：	100
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.82
其他特性：	YES	最大时钟频率：	51.3 MHz
系统内可编程：	YES	JESD-30 代码：	S-PQFP-G100
JESD-609代码：	e0	JTAG BST：	NO
长度：	14 mm	湿度敏感等级：	3
专用输入次数：	4	I/O 线路数量：	64
宏单元数：	128	端子数量：	100
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	4 DEDICATED INPUTS, 64 I/O	输出函数：	MACROCELL
封装主体材料：	PLASTIC/EPOXY	封装代码：	LFQFP
封装等效代码：	QFP100,.63SQ,20	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE, FINE PITCH	峰值回流温度（摄氏度）：	240
电源：	3.3 V	可编程逻辑类型：	EE PLD
传播延迟：	20 ns	认证状态：	Not Qualified
座面最大高度：	1.6 mm	子类别：	Programmable Logic Devices
最大供电电压：	3.6 V	最小供电电压：	3 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	0.5 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	30	宽度：	14 mm
Base Number Matches：	1

ISPLSI2128V-60LT100I 数据手册

浏览型号ISPLSI2128V-60LT100I的Datasheet PDF文件第2页

浏览型号ISPLSI2128V-60LT100I的Datasheet PDF文件第3页

浏览型号ISPLSI2128V-60LT100I的Datasheet PDF文件第4页

浏览型号ISPLSI2128V-60LT100I的Datasheet PDF文件第5页

浏览型号ISPLSI2128V-60LT100I的Datasheet PDF文件第6页

ispLSI 2128V

3.3V High Density Programmable Logic

Features

Functional Block Diagram*

• HIGH DENSITY PROGRAMMABLE LOGIC

— 6000 PLD Gates

— 128 and 64 I/O Pin Versions, Eight Dedicated Inputs

— 128 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

Output Routing Pool (ORP)

D7 D6

Output Routing Pool (ORP)

• 3.3V LOW VOLTAGE 2128 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

— The 128 I/O Pin Version is Fuse Map Compatible

with 5V ispLSI 2128

Logic

Array

GLB

• HIGH PERFORMANCE E²CMOS^®TECHNOLOGY

— fmax = 80 MHz Maximum Operating Frequency

— tpd = 10 ns Propagation Delay

Global Routing Pool (GRP)

— Electrically Erasable and Reprogrammable

— Non-Volatile

Output Routing Pool (ORP)

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

0139A/2128V

*128 I/O Version Shown

• IN-SYSTEM PROGRAMMABLE

Description

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

The ispLSI 2128V is a High Density Programmable Logic

Device available in 128 and 64 I/O-pin versions. The

device contains 128 Registers, eight Dedicated Input

pins, three Dedicated Clock Input pins, two dedicated

Global OE input pins and a Global Routing Pool (GRP).

The GRP provides complete interconnectivity between

all of these elements. The ispLSI 2128V features in-

system programmability through the Boundary Scan

Test Access Port (TAP). The ispLSI 2128V offers non-

volatile reprogrammability of the logic, as well as the

interconnect to provide truly reconfigurable systems.

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of

Wired-OR or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

The basic unit of logic on the ispLSI 2128V device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. D7 (see Figure 1). There are a total of 32 GLBs in the

ispLSI 2128V device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispDesignEXPERT™ – LOGIC COMPILER AND COM-

PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

September 2000

2128v_14

12 3 4 5 6 7...15

中文翻译

下载PDF

与ISPLSI2128V-60LT100I相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2128V-60LT176	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-60LT176I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LJ84	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LJ84I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LQ160	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LQ160I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LT100	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LT100I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LT176	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2128V-80LT176I	LATTICE	获取价格	3.3V High Density Programmable Logic

与ISPLSI2128V-60LT100I相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

17
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

42
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

37

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2128V-60LT100I

ISPLSI2128V-60LT100I 技术参数

ISPLSI2128V-60LT100I 数据手册

与ISPLSI2128V-60LT100I相关器件

与ISPLSI2128V-60LT100I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2128V-60LT100I

ISPLSI2128V-60LT100I 技术参数

ISPLSI2128V-60LT100I 数据手册

与ISPLSI2128V-60LT100I相关器件

与ISPLSI2128V-60LT100I相关文章

您还可以找

您在本页遇到什么问题？