Datasheet > ISPLSI2064V-60LJ44

ISPLSI2064V-60LJ44

更新时间： 2024-10-27 22:16:35

品牌	Logo	应用领域
莱迪思 - LATTICE		可编程逻辑
页数	文件大小	规格书
14页	140K
描述
3.3V High Density Programmable Logic

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2064V-60LJ44 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	LCC
包装说明：	PLASTIC, LCC-44	针数：	44
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.83
其他特性：	YES	最大时钟频率：	51.3 MHz
系统内可编程：	YES	JESD-30 代码：	S-PQCC-J44
JESD-609代码：	e0	JTAG BST：	NO
长度：	16.5862 mm	湿度敏感等级：	3
专用输入次数：		I/O 线路数量：	32
宏单元数：	64	端子数量：	44
最高工作温度：	70 °C	最低工作温度：
组织：	0 DEDICATED INPUTS, 32 I/O	输出函数：	MACROCELL
封装主体材料：	PLASTIC/EPOXY	封装代码：	QCCJ
封装等效代码：	LDCC44,.7SQ	封装形状：	SQUARE
封装形式：	CHIP CARRIER	峰值回流温度（摄氏度）：	225
电源：	3.3 V	可编程逻辑类型：	EE PLD
传播延迟：	20 ns	认证状态：	Not Qualified
座面最大高度：	4.57 mm	子类别：	Programmable Logic Devices
最大供电电压：	3.6 V	最小供电电压：	3 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	J BEND
端子节距：	1.27 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	30	宽度：	16.5862 mm
Base Number Matches：	1

ISPLSI2064V-60LJ44 数据手册

浏览型号ISPLSI2064V-60LJ44的Datasheet PDF文件第2页

浏览型号ISPLSI2064V-60LJ44的Datasheet PDF文件第3页

浏览型号ISPLSI2064V-60LJ44的Datasheet PDF文件第4页

浏览型号ISPLSI2064V-60LJ44的Datasheet PDF文件第5页

浏览型号ISPLSI2064V-60LJ44的Datasheet PDF文件第6页

ispLSI 2064V

3.3V High Density Programmable Logic

Features

Functional Block Diagram

• HIGH DENSITY PROGRAMMABLE LOGIC

Input Bus

— 2000 PLD Gates

Output Routing Pool (ORP)

— 64 and 32 I/O Pin Versions, Four Dedicated Inputs

— 64 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

Global Routing Pool

(GRP)

• 3.3V LOW VOLTAGE 2064 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

— The 64 I/O Pin Version is Fuse Map Compatible with

5V ispLSI 2064

• HIGH-PERFORMANCE E²CMOS^®TECHNOLOGY

Logic

Array

GLB

— fmax = 100MHz Maximum Operating Frequency

— tpd = 7.5ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

Output Routing Pool (ORP)

Input Bus

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

0139A/2064V

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

Description

The ispLSI 2064V is a High Density Programmable Logic

Device available in 64 and 32 I/O-pin versions. The

device contains 64 Registers, four Dedicated Input pins,

three Dedicated Clock Input pins, two dedicated Global

OE input pins and a Global Routing Pool (GRP). The

GRP provides complete interconnectivity between all of

these elements. The ispLSI 2064V features in-system

programmability through the Boundary Scan Test Ac-

cess Port (TAP). The ispLSI 2064V offers non-volatile

reprogrammability of the logic, as well as the intercon-

nect, to provide truly reconfigurable systems.

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-OR

or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

The basic unit of logic on the ispLSI 2064V device is the

Generic Logic Block (GLB). The GLBs are labeled A0,

A1…B7(seeFigure1). Thereareatotalof16GLBsinthe

ispLSI 2064V device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispDesignEXPERT™ – LOGIC COMPILER AND COM-

PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

September 2000

2064v_10

12 3 4 5 6 7...14

中文翻译

下载PDF

与ISPLSI2064V-60LJ44相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2064V-60LJ44I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LJ84	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LJ84I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LJI	LATTICE	获取价格	EE PLD, 20ns, CMOS, PQCC84, PLASTIC, LCC-84
ISPLSI2064V-60LT100	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LT100I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LT44	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LT44I	LATTICE	获取价格	3.3V High Density Programmable Logic
ISPLSI2064V-60LTI	LATTICE	获取价格	EE PLD, 20ns, CMOS, PQFP100, TQFP-100
ISPLSI2064V-80LJ44	LATTICE	获取价格	3.3V High Density Programmable Logic

与ISPLSI2064V-60LJ44相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

13
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

13
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2064V-60LJ44

ISPLSI2064V-60LJ44 技术参数

ISPLSI2064V-60LJ44 数据手册

与ISPLSI2064V-60LJ44相关器件

与ISPLSI2064V-60LJ44相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2064V-60LJ44

ISPLSI2064V-60LJ44 技术参数

ISPLSI2064V-60LJ44 数据手册

与ISPLSI2064V-60LJ44相关器件

与ISPLSI2064V-60LJ44相关文章

您还可以找

您在本页遇到什么问题？