Datasheet > ISPLSI2064VE

ISPLSI2064VE

更新时间： 2024-10-27 23:01:19

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
15页	200K
描述
3.3V In-System Programmable High Density SuperFAST⑩ PLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ISPLSI2064VE 数据手册

ispLSI 2064VE

3.3V In-System Programmable

High Density SuperFAST™ PLD

Features

Functional Block Diagram

• SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC

— 2000 PLD Gates

Input Bus

— 64 and 32 I/O Pin Versions, Four Dedicated Inputs

— 64 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100% Functional, JEDEC and Pinout Compatible with

ispLSI 2064V Devices

Output Routing Pool (ORP)

Global Routing Pool

(GRP)

• 3.3V LOW VOLTAGE 2064 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

Logic

Array

GLB

• HIGH-PERFORMANCE E²CMOS^®TECHNOLOGY

— fmax = 280MHz* Maximum Operating Frequency

— tpd = 3.5ns* Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

Output Routing Pool (ORP)

Input Bus

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

0139A/2064V

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

Description

The ispLSI 2064VE is a High Density Programmable

Logic Device available in 64 and 32 I/O-pin versions. The

device contains 64 Registers, four Dedicated Input pins,

three Dedicated Clock Input pins, two dedicated Global

OE input pins and a Global Routing Pool (GRP). The

GRP provides complete interconnectivity between all of

these elements. The ispLSI 2064VE features in-system

programmability through the Boundary Scan Test Ac-

cess Port (TAP) and is 100% IEEE 1149.1 Boundary

Scan Testable. The ispLSI 2064VE offers non-volatile

reprogrammability of the logic, as well as the intercon-

nect, to provide truly reconfigurable systems.

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-OR

or Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAs

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

The basic unit of logic on the ispLSI 2064VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0,

A1…B7(seeFigure1). Thereareatotalof16GLBsinthe

ispLSI 2064VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/ExclusiveORarray, andfouroutputswhichcan

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

• ispDesignEXPERT™ – LOGIC COMPILER AND COM-

PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

*Advanced Information

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

September 2000

2064ve_06

12 3 4 5 6 7...15

中文翻译

下载PDF

与ISPLSI2064VE相关器件

型号	品牌	获取价格	描述	数据表
ISPLSI2064VE-100LB	LATTICE	获取价格	EE PLD, 5ns, CMOS, PBGA100, BGA-100
ISPLSI2064VE-100LB100	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2064VE-100LJ44	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2064VE-100LT	LATTICE	获取价格	EE PLD, 5ns, CMOS, PQFP100, TQFP-100
ISPLSI2064VE-100LT100	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2064VE-100LT44	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2064VE-100LTN100	LATTICE	获取价格	EE PLD, 13ns, 64-Cell, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, LEAD FREE, TQFP-100
ISPLSI2064VE-135LB100	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2064VE-135LJ44	LATTICE	获取价格	3.3V In-System Programmable High Density Supe
ISPLSI2064VE-135LT	LATTICE	获取价格	EE PLD, 5ns, CMOS, PQFP100, TQFP-100

与ISPLSI2064VE相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

13
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

13
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

40
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

47

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2064VE

ISPLSI2064VE 数据手册

与ISPLSI2064VE相关器件

与ISPLSI2064VE相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ISPLSI2064VE

ISPLSI2064VE 数据手册

与ISPLSI2064VE相关器件

与ISPLSI2064VE相关文章

您还可以找

您在本页遇到什么问题？