®
IS61SP6464
ISSI
JANUARY 2004
64K x 64 SYNCHRONOUS
PIPELINE STATIC RAM
FEATURES
DESCRIPTION
TheISSIIS61SP6464isahigh-speed,low-powersynchronous
staticRAMdesignedtoprovideaburstable,high-performance,
secondary cache for the i486™, Pentium™, 680X0™, and
PowerPC™microprocessors. Itisorganizedas65,536words
by64bits,fabricatedwithISSI'sadvancedCMOStechnology.
Thedeviceintegratesa2-bitburstcounter, high-speedSRAM
core, and high-drive capability outputs into a single monolithic
circuit. All synchronous inputs pass through registers con-
trolled by a positive-edge-triggered single clock input.
• Fast access time:
– 117, 100 MHz
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control
using MODE input
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
eight bytes wide as controlled by the write control inputs.
• Five chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• Power-down control by ZZ input
• JEDEC 128-Pin TQFP 14mm x 20mm
package
Separatebyteenablesallowindividualbytestobewritten.BW1
controls I/O1-I/O8, BW2 controls I/O9-I/O16, BW3 controls I/
O17-I/O24, BW4 controls I/O25-I/O32, BW5 controls
I/O33-I/O40,BW6controlsI/O41-I/O48,BW7controlsI/O49-I/
O56, BW8 controls I/O57-I/O64, conditioned by BWE being
LOW. A LOW onGW input would cause all bytes to be written.
• Single +3.3V power supply
• Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
Bursts can be initiated with either ADSP (Address Status
Processor) or ADSC (Address Status Cache Controller) input
pins.Subsequentburstaddressescanbegeneratedinternally
by the IS61SP6464 and controlled by the ADV (burst address
advance) input pin.
These control pins can be connected to GNDQ
or VDDQ to alter their power-up state
Asynchronoussignalsincludeoutputenable(OE),sleepmode
input(ZZ), andburstmodeinput(MODE). AHIGHinputonthe
ZZ pin puts the SRAM in the power-down state. When ZZ is
pulledLOW(ornoconnect),theSRAMnormallyoperatesafter
the wake-up period. A LOW input, i.e., GNDQ, on MODE pin
selects LINEAR Burst. A VDDQ (or no connect) on MODE pin
selects INTERLEAVED Burst.
Copyright © 2004 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. C
1
01/14/04