5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> IS61SP6464-100TQ
IS61SP6464-100TQ PDF预览

IS61SP6464-100TQ

更新时间： 2024-11-19 04:44:47
品牌 Logo 应用领域
美国芯成 - ISSI /
页数 文件大小 规格书
20页 119K
描述
64K x 64 SYNCHRONOUS PIPELINE STATIC RAM

阅读下载

中文翻译

获取价格

IS61SP6464-100TQ 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFP
包装说明：14 X 20 MM, TQFP-128针数：128
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.83
最长访问时间：5 ns其他特性：PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)：100 MHzI/O 类型：COMMON
JESD-30 代码：R-PQFP-G128JESD-609代码：e0
长度：20 mm内存密度：4194304 bit
内存集成电路类型：CACHE SRAM内存宽度：64
湿度敏感等级：3功能数量：1
端子数量：128字数：65536 words
字数代码：64000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：64KX64输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：LFQFP
封装等效代码：QFP128,.63X.87,20封装形状：RECTANGULAR
封装形式：FLATPACK, LOW PROFILE, FINE PITCH并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
认证状态：Not Qualified座面最大高度：1.6 mm
最大待机电流：0.02 A最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.25 mA
最大供电电压 (Vsup)：3.63 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

IS61SP6464-100TQ 数据手册

 浏览型号IS61SP6464-100TQ的Datasheet PDF文件第2页浏览型号IS61SP6464-100TQ的Datasheet PDF文件第3页浏览型号IS61SP6464-100TQ的Datasheet PDF文件第4页浏览型号IS61SP6464-100TQ的Datasheet PDF文件第5页浏览型号IS61SP6464-100TQ的Datasheet PDF文件第6页浏览型号IS61SP6464-100TQ的Datasheet PDF文件第7页 
®
IS61SP6464  
64K x 64 SYNCHRONOUS  
PIPELINE STATIC RAM  
ISSI  
APRIL 2001  
FEATURES  
DESCRIPTION  
The ISSI IS61SP6464 is a high-speed, low-power synchro-  
nous static RAM designed to provide a burstable, high-  
performance, secondary cache for the i486™, Pentium™,  
680X0™, and PowerPC™ microprocessors. It is organized  
as 65,536 words by 64 bits, fabricated with ISSI's advanced  
CMOStechnology.Thedeviceintegratesa2-bitburstcounter,  
high-speed SRAM core, and high-drive capability outputs into  
asinglemonolithiccircuit.Allsynchronousinputspassthrough  
registers controlled by a positive-edge-triggered single clock  
input.  
• Fast access time:  
– 133, 117, 100 MHz; 6 ns (83 MHz);  
7 ns (75 MHz); 8 ns (66 MHz)  
• Internal self-timed write cycle  
• Individual Byte Write Control and Global Write  
• Clock controlled, registered address, data and  
control  
• Pentium™ or linear burst sequence control  
using MODE input  
Write cycles are internally self-timed and are initiated by the  
rising edge of the clock input. Write cycles can be from one to  
eight bytes wide as controlled by the write control inputs.  
• Five chip enables for simple depth expansion  
and address pipelining  
• Common data inputs and data outputs  
• Power-down control by ZZ input  
• JEDEC 128-Pin TQFP 14mm x 20mm  
package  
Separate byte enables allow individual bytes to be written.  
BW1 controls I/O1-I/O8, BW2 controls I/O9-I/O16, BW3 con-  
trols I/O17-I/O24, BW4 controls I/O25-I/O32, BW5 controls  
I/O33-I/O40, BW6 controls I/O41-I/O48, BW7 controls I/O49-  
I/O56, BW8 controls I/O57-I/O64, conditioned by BWE being  
LOW. A LOW onGW input would cause all bytes to be written.  
• Single +3.3V power supply  
• Control pins mode upon power-up:  
– MODE in interleave burst mode  
– ZZ in normal operation mode  
Bursts can be initiated with either ADSP (Address Status  
Processor) or ADSC (Address Status Cache Controller) input  
pins. Subsequent burst addresses can be generated inter-  
nally by the IS61SP6464 and controlled by the ADV (burst  
address advance) input pin.  
These control pins can be connected to GNDQ  
or VCCQ to alter their power-up state  
Asynchronoussignalsincludeoutputenable(OE),sleepmode  
input(ZZ), andburstmodeinput(MODE). AHIGHinputonthe  
ZZ pin puts the SRAM in the power-down state. When ZZ is  
pulled LOW (or no connect), the SRAM normally operates  
after the wake-up period. A LOW input, i.e., GNDQ, on MODE  
pin selects LINEAR Burst. A VCCQ (or no connect) on MODE  
pin selects INTERLEAVED Burst.  
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any  
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
1
Rev. A  
04/17/01  
1234567...20

中文翻译

下载PDF

与IS61SP6464-100TQ相关器件

型号 品牌 获取价格 描述 数据表
IS61SP6464-100TQI ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-117PQ ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-117PQI ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-117TQ ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-117TQI ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-133PQ ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-133PQI ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-133TQ ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-133TQI ISSI

获取价格

 		64K x 64 SYNCHRONOUS PIPELINE STATIC RAM
IS61SP6464-5PQ ISSI

获取价格

 		Cache SRAM, 64KX64, 5ns, CMOS, PQFP128, PLASTIC, QFP-128

与IS61SP6464-100TQ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证