Datasheet > IS61QDB22M36

IS61QDB22M36

更新时间： 2024-11-18 05:39:35

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器
页数	文件大小	规格书
27页	633K
描述
72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61QDB22M36 数据手册

72 Mb (2M x 36 & 4M x 18)

QUAD (Burst of 2) Synchronous SRAMs

May 2009

• Two echo clocks (CQ and CQ) that are delivered

simultaneously with data.

Features

• 2M x 36 or 4M x 18.

• +1.8V core power supply and 1.5, 1.8V V_DDQ

used with 0.75, 0.9V V_REF

• On-chip delay-locked loop (DLL) for wide data

valid window.

• HSTL input and output levels.

• Separate read and write ports with concurrent

read and write operations.

• Registered addresses, write and read controls,

byte writes, data in, and data outputs.

• Synchronous pipeline read with early write oper-

ation.

• Full data coherency.

• Boundary scan using limited set of JTAG 1149.1

functions.

• Double data rate (DDR) interface for read and

write input ports.

• Byte write capability.

• Fixed 2-bit burst for read and write operations.

• Clock stop support.

• Fine ball grid array (FBGA) package

- 15mm x 17mm body size

- 1mm pitch

• Two input clocks (K and K) for address and con-

trol registering at rising edges only.

- 165-ball (11 x 15) array

• Two input clocks (C and C) for data output con-

trol.

• Programmable impedance output drivers via 5x

user-supplied precision resistor.

Description

The 72Mb IS61QDB22M36 and

• Write address

IS61QDB24M18 are synchronous, high-perfor-

mance CMOS static random access memory

(SRAM) devices. These SRAMs have separate I/Os,

eliminating the need for high-speed bus turnaround.

The rising edge of K clock initiates the read/write

operation, and all internal operations are self-timed.

Refer to the Timing Reference Diagram for Truth

Table on page 8 for a description of the basic opera-

tions of these SRAMs.

• Byte writes

• Data-in for second burst addresses

Byte writes can change with the corresponding data-

in to enable or disable writes on a per-byte basis. An

internal write buffer enables the data-ins to be regis-

tered half a cycle earlier than the write address. The

first data-in burst is clocked at the same time as the

write command signal, and the second burst is timed

to the following rising edge of the K clock.

The input address bus operates at double data rate.

The following are registered internally on the rising

edge of the K clock:

During the burst read operation, the data-outs from

the first burst are updated from output registers off

the second rising edge of the C clock (1.5 cycles

later). The data-outs from the second burst are

updated with the third rising edge of the C clock. The

K and K clocks are used to time the data-outs when-

ever the C and C clocks are tied high.

• Read address

• Read enable

• Write enable

• Byte writes

• Data-in for early writes

The device is operated with a single +1.8V power

supply and is compatible with HSTL I/O interfaces.

The following are registered on the rising edge of

the K clock:

Integrated Silicon Solution, Inc.

Rev. A

05/14/09

12 3 4 5 6 7...27

中文翻译

下载PDF

与IS61QDB22M36相关器件

型号	品牌	获取价格	描述	数据表
IS61QDB22M36-200M3L	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M36-250M3	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M36-250M3L	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M36-300M3	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M36-300M3I	ISSI	获取价格	DDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, LFBGA-165
IS61QDB22M36-300M3L	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M36A	ISSI	获取价格	2Mx36 and 4Mx18 configuration available
IS61QDB22M36A-250M3L	ISSI	获取价格	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165
IS61QDB22M36A-333B4LI	ISSI	获取价格	QDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, LFBGA-165
IS61QDB24M18-200M3L	ISSI	获取价格	72 Mb (2M x 36 & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs

与IS61QDB22M36相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

18
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

12
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

43
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

38

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61QDB22M36

IS61QDB22M36 数据手册

与IS61QDB22M36相关器件

与IS61QDB22M36相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61QDB22M36

IS61QDB22M36 数据手册

与IS61QDB22M36相关器件

与IS61QDB22M36相关文章

您还可以找

您在本页遇到什么问题？