Datasheet > 存储 > SRAM> IS61NP25632-5TQ

IS61NP25632-5TQ

更新时间： 2024-11-10 22:10:11

品牌	Logo	应用领域
美国芯成 - ISSI		静态存储器
页数	文件大小	规格书
20页	158K
描述
256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61NP25632-5TQ 数据手册

IS61NP25632 IS61NP25636 IS61NP51218

IS61NLP25632 IS61NLP25636 IS61NLP51218 ISSI

256K x 32, 256K x 36 and 512K x 18

PIPELINE 'NO WAIT' STATE BUS SRAM

PRELIMINARY INFORMATION

APRIL 2001

FEATURES

DESCRIPTION

The 8 Meg 'NP' product family feature high-speed,

low-power synchronous static RAMs designed to provide

a burstable, high-performance, 'no wait' state, device for

network and communications customers. They are

organized as 262,144 words by 32 bits, 262,144 words

by 36 bits and 524,288 words by 18 bits, fabricated with

ISSI's advanced CMOS technology.

• 100 percent bus utilization

• No wait cycles between Read and Write

• Internal self-timed write cycle

• Individual Byte Write Control

• Single R/W (Read/Write) control pin

• Clock controlled, registered address,

data and control

Incorporating a 'no wait' state feature, wait cycles are

eliminated when the bus switches from read to write, or

write to read. This device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit.

• Interleaved or linear burst sequence control

using MODE input

• Three chip enables for simple depth expansion

and address pipelining for TQFP

Allsynchronousinputspassthroughregistersarecontrolled

byapositive-edge-triggeredsingleclockinput.Operations

may be suspended and all synchronous inputs ignored

when Clock Enable, CKE is HIGH. In this state the internal

device will hold their previous values.

• Power Down mode

• Common data inputs and data outputs

• CKE pin to enable clock and suspend operation

• JEDEC 100-pin TQFP, 119 PBGA package

• Single +3.3V power supply (± 5%)

• NP Version: 3.3V I/O Supply Voltage

• NLP Version: 2.5V I/O Supply Voltage

• Industrialtemperatureavailable

All Read, Write and Deselect cycles are initiated by the

ADV input. When the ADV is HIGH the internal burst

counter is incremented. New external addresses can be

loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock inputs and when WE is LOW.

Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst

sequence.WhentiedHIGH,theinterleavedburstsequence

is selected. When tied LOW, the linear burst sequence is

selected.

FAST ACCESS TIME

Symbol

tKQ

Parameter

-133

4.2

-100

Units

Clock Access Time

Cycle Time

tKC

7.5

Frequency

133

100

MHz

This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the

Integrated Silicon Solution, Inc. — 1-800-379-4774

PRELIMINARY INFORMATION Rev. 00E

04/26/01

12 3 4 5 6 7...20

中文翻译

下载PDF

与IS61NP25632-5TQ相关器件

型号	品牌	获取价格	描述	数据表
IS61NP25632-5TQI	ISSI	获取价格	256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NP25636	ISSI	获取价格	256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NP25636-100B	ISSI	获取价格	ZBT SRAM, 256KX36, 5ns, CMOS, PBGA119, PLASTIC, BGA-119
IS61NP25636-100BI	ISSI	获取价格	ZBT SRAM, 256KX36, 5ns, CMOS, PBGA119, PLASTIC, BGA-119
IS61NP25636-10TQI	ISSI	获取价格	ZBT SRAM, 256KX36, 5ns, CMOS, PQFP100, TQFP-100
IS61NP25636-133B	ISSI	获取价格	256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NP25636-133BI	ISSI	获取价格	256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NP25636-133TQ	ISSI	获取价格	256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NP25636-133TQI	ISSI	获取价格	256K x 32, 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM
IS61NP25636-150B	ISSI	获取价格	ZBT SRAM, 256KX36, 3.8ns, CMOS, PBGA119, PLASTIC, BGA-119

与IS61NP25632-5TQ相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NP25632-5TQ

IS61NP25632-5TQ 数据手册

与IS61NP25632-5TQ相关器件

与IS61NP25632-5TQ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61NP25632-5TQ

IS61NP25632-5TQ 数据手册

与IS61NP25632-5TQ相关器件

与IS61NP25632-5TQ相关文章

您还可以找

您在本页遇到什么问题？