5秒后页面跳转
IS61NLP12832-133TQ PDF预览

IS61NLP12832-133TQ

更新时间: 2024-11-16 22:10:11
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器
页数 文件大小 规格书
20页 156K
描述
PIPELINE NO WAIT STATE BUS SRAM

IS61NLP12832-133TQ 数据手册

 浏览型号IS61NLP12832-133TQ的Datasheet PDF文件第2页浏览型号IS61NLP12832-133TQ的Datasheet PDF文件第3页浏览型号IS61NLP12832-133TQ的Datasheet PDF文件第4页浏览型号IS61NLP12832-133TQ的Datasheet PDF文件第5页浏览型号IS61NLP12832-133TQ的Datasheet PDF文件第6页浏览型号IS61NLP12832-133TQ的Datasheet PDF文件第7页 
®
IS61NP12832 IS61NP12836 IS61NP25618  
IS61NLP12832 IS61NLP12836 IS61NLP25618 ISSI  
128K x 32, 128K x 36 and 256K x 18  
PIPELINE 'NO WAIT' STATE BUS SRAM  
PRELIMINARY INFORMATION  
OCTOBER 2000  
FEATURES  
DESCRIPTION  
The 4 Meg 'NP' product family feature high-speed,  
low-power synchronous static RAMs designed to provide  
a burstable, high-performance, 'no wait' state, device for  
network and communications customers. They are  
organized as 131,072 words by 32 bits, 131,072 words  
by 36 bits and 262,144 words by 18 bits, fabricated with  
ISSI's advanced CMOS technology.  
• 100 percent bus utilization  
• No wait cycles between Read and Write  
• Internal self-timed write cycle  
• Individual Byte Write Control  
• Single R/W (Read/Write) control pin  
• Clock controlled, registered address,  
data and control  
Incorporating a 'no wait' state feature, wait cycles are  
eliminated when the bus switches from read to write, or  
write to read. This device integrates a 2-bit burst counter,  
high-speed SRAM core, and high-drive capability outputs  
into a single monolithic circuit.  
• Interleaved or linear burst sequence control  
using MODE input  
• Three chip enables for simple depth expansion  
and address pipelining for TQFP  
Allsynchronousinputspassthroughregistersarecontrolled  
byapositive-edge-triggeredsingleclockinput.Operations  
may be suspended and all synchronous inputs ignored  
when Clock Enable, CKE is HIGH. In this state the internal  
device will hold their previous values.  
• Power Down mode  
• Common data inputs and data outputs  
CKE pin to enable clock and suspend operation  
• JEDEC 100-pin TQFP, 119 PBGA package  
• Single +3.3V power supply (± 5%)  
• NP Version: 3.3V I/O Supply Voltage  
• NLP Version: 2.5V I/O Supply Voltage  
• Industrialtemperatureavailable  
All Read, Write and Deselect cycles are initiated by the  
ADV input. When the ADV is HIGH the internal burst  
counter is incremented. New external addresses can be  
loaded when ADV is LOW.  
Write cycles are internally self-timed and are initiated by  
the rising edge of the clock inputs and when WE is LOW.  
Separate byte enables allow individual bytes to be written.  
A burst mode pin (MODE) defines the order of the burst  
sequence.WhentiedHIGH,theinterleavedburstsequence  
is selected. When tied LOW, the linear burst sequence is  
selected.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
-150*  
3.8  
-133  
4.2  
-100  
5
Units  
ns  
Clock Access Time  
Cycle Time  
tKC  
6.7  
7.5  
10  
ns  
Frequency  
150  
133  
100  
MHz  
*This speed available only in NP version  
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the  
best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
PRELIMINARY INFORMATION Rev. 00C  
1
11/30/00  

与IS61NLP12832-133TQ相关器件

型号 品牌 获取价格 描述 数据表
IS61NLP12832-133TQI ISSI

获取价格

ZBT SRAM, 128KX32, 4.2ns, CMOS, PQFP100, TQFP-100
IS61NLP12832-5B ISSI

获取价格

PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832-5TQ ISSI

获取价格

PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832-5TQI ISSI

获取价格

PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832A ISSI

获取价格

128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B2 ISSI

获取价格

128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B2I ISSI

获取价格

128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B3 ISSI

获取价格

128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B3I ISSI

获取价格

128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200TQ ISSI

获取价格

128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM