5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> IS61NLP12832-133TQI
IS61NLP12832-133TQI PDF预览

IS61NLP12832-133TQI

更新时间： 2024-11-18 13:08:55
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器
页数 文件大小 规格书
20页 156K
描述
ZBT SRAM, 128KX32, 4.2ns, CMOS, PQFP100, TQFP-100

阅读下载

中文翻译

获取价格

IS61NLP12832-133TQI 技术参数

是否无铅：含铅是否Rohs认证：不符合
生命周期：Obsolete零件包装代码：QFP
包装说明：TQFP-100针数：100
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.61
Is Samacsys：N最长访问时间：4.2 ns
其他特性：PIPELINED ARCHITECTURE最大时钟频率 (fCLK)：133 MHz
I/O 类型：COMMONJESD-30 代码：R-PQFP-G100
JESD-609代码：e0长度：20 mm
内存密度：4194304 bit内存集成电路类型：ZBT SRAM
内存宽度：32功能数量：1
端子数量：100字数：131072 words
字数代码：128000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：128KX32输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装等效代码：QFP100,.63X.87封装形状：RECTANGULAR
封装形式：FLATPACK, LOW PROFILE并行/串行：PARALLEL
峰值回流温度（摄氏度）：240电源：2.5,3.3 V
认证状态：Not Qualified座面最大高度：1.6 mm
最大待机电流：0.01 A最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.305 mA
最大供电电压 (Vsup)：3.465 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：14 mm
Base Number Matches：1

IS61NLP12832-133TQI 数据手册

 浏览型号IS61NLP12832-133TQI的Datasheet PDF文件第2页浏览型号IS61NLP12832-133TQI的Datasheet PDF文件第3页浏览型号IS61NLP12832-133TQI的Datasheet PDF文件第4页浏览型号IS61NLP12832-133TQI的Datasheet PDF文件第5页浏览型号IS61NLP12832-133TQI的Datasheet PDF文件第6页浏览型号IS61NLP12832-133TQI的Datasheet PDF文件第7页 
®
IS61NP12832 IS61NP12836 IS61NP25618  
IS61NLP12832 IS61NLP12836 IS61NLP25618 ISSI  
128K x 32, 128K x 36 and 256K x 18  
PIPELINE 'NO WAIT' STATE BUS SRAM  
PRELIMINARY INFORMATION  
OCTOBER 2000  
FEATURES  
DESCRIPTION  
The 4 Meg 'NP' product family feature high-speed,  
low-power synchronous static RAMs designed to provide  
a burstable, high-performance, 'no wait' state, device for  
network and communications customers. They are  
organized as 131,072 words by 32 bits, 131,072 words  
by 36 bits and 262,144 words by 18 bits, fabricated with  
ISSI's advanced CMOS technology.  
• 100 percent bus utilization  
• No wait cycles between Read and Write  
• Internal self-timed write cycle  
• Individual Byte Write Control  
• Single R/W (Read/Write) control pin  
• Clock controlled, registered address,  
data and control  
Incorporating a 'no wait' state feature, wait cycles are  
eliminated when the bus switches from read to write, or  
write to read. This device integrates a 2-bit burst counter,  
high-speed SRAM core, and high-drive capability outputs  
into a single monolithic circuit.  
• Interleaved or linear burst sequence control  
using MODE input  
• Three chip enables for simple depth expansion  
and address pipelining for TQFP  
Allsynchronousinputspassthroughregistersarecontrolled  
byapositive-edge-triggeredsingleclockinput.Operations  
may be suspended and all synchronous inputs ignored  
when Clock Enable, CKE is HIGH. In this state the internal  
device will hold their previous values.  
• Power Down mode  
• Common data inputs and data outputs  
• CKE pin to enable clock and suspend operation  
• JEDEC 100-pin TQFP, 119 PBGA package  
• Single +3.3V power supply (± 5%)  
• NP Version: 3.3V I/O Supply Voltage  
• NLP Version: 2.5V I/O Supply Voltage  
• Industrialtemperatureavailable  
All Read, Write and Deselect cycles are initiated by the  
ADV input. When the ADV is HIGH the internal burst  
counter is incremented. New external addresses can be  
loaded when ADV is LOW.  
Write cycles are internally self-timed and are initiated by  
the rising edge of the clock inputs and when WE is LOW.  
Separate byte enables allow individual bytes to be written.  
A burst mode pin (MODE) defines the order of the burst  
sequence.WhentiedHIGH,theinterleavedburstsequence  
is selected. When tied LOW, the linear burst sequence is  
selected.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
-150*  
3.8  
-133  
4.2  
-100  
5
Units  
ns  
Clock Access Time  
Cycle Time  
tKC  
6.7  
7.5  
10  
ns  
Frequency  
150  
133  
100  
MHz  
*This speed available only in NP version  
This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the  
best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Silicon Solution, Inc.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
PRELIMINARY INFORMATION Rev. 00C  
1
11/30/00  
1234567...20

中文翻译

下载PDF

与IS61NLP12832-133TQI相关器件

型号 品牌 获取价格 描述 数据表
IS61NLP12832-5B ISSI

获取价格

 		PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832-5TQ ISSI

获取价格

 		PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832-5TQI ISSI

获取价格

 		PIPELINE NO WAIT STATE BUS SRAM
IS61NLP12832A ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B2 ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B2I ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B3 ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200B3I ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200TQ ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM
IS61NLP12832A-200TQI ISSI

获取价格

 		128K x 32, 128K x 36, and 256K x 18 4Mb, PIPELINE (NO WAIT) STATE BUS SRAM

与IS61NLP12832-133TQI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证