5秒后页面跳转
IS43DR86400-25DBLI PDF预览

IS43DR86400-25DBLI

更新时间: 2024-11-28 06:31:11
品牌 Logo 应用领域
美国芯成 - ISSI 动态存储器双倍数据速率
页数 文件大小 规格书
29页 860K
描述
DDR DRAM, 64MX8, CMOS, PBGA60, 10 X 10.50 MM, 0.80 MM PITCH, LEAD FREE, MO-207, FBGA-60

IS43DR86400-25DBLI 数据手册

 浏览型号IS43DR86400-25DBLI的Datasheet PDF文件第2页浏览型号IS43DR86400-25DBLI的Datasheet PDF文件第3页浏览型号IS43DR86400-25DBLI的Datasheet PDF文件第4页浏览型号IS43DR86400-25DBLI的Datasheet PDF文件第5页浏览型号IS43DR86400-25DBLI的Datasheet PDF文件第6页浏览型号IS43DR86400-25DBLI的Datasheet PDF文件第7页 
IS43DR86400, IS43/46DR16320  
PRELIMINARY INFORMATION  
NOVEMBER 2009  
512Mb (x8, x16) DDR2 SDRAM  
FEATURES  
Clock frequency up to 400MHz  
OnChip DLL aligns DQ and DQs transitions with  
CK transitions  
Differential clock inputs CK and CK#  
VDD and VDDQ = 1.8V ± 0.1V  
PASR (Partial Array Self Refresh)  
SSTL_18 interface  
Posted CAS  
Programmable CAS Latency: 3, 4, 5 and 6  
Programmable Additive Latency: 0, 1, 2, 3, 4 and 5  
Write Latency = Read Latency1  
Programmable Burst Sequence: Sequential or  
Interleave  
tRAS lockout supported  
Programmable Burst Length: 4 and 8  
Automatic and Controlled Precharge Command  
Power Down Mode  
Read Data Strobe supported (x8 only)  
Internal four bank operations with single pulsed  
RAS  
Operating temperature:  
Auto Refresh and Self Refresh  
Commercial (TA = 0°C to +70°C ; TC = 0°C to 85°C)  
Industrial (TA = 40°C to +85°C; TC = 40°C to 95°C)  
Automotive, A1 (TA = 40°C to +85°C; TC = 40°C to  
95°C)  
Refresh Interval: 7.8 μs (8192 cycles/64 ms)  
OCD (OffChip Driver Impedance Adjustment)  
ODT (OnDie Termination)  
Weak Strength DataOutput Driver Option  
Bidirectional differential Data Strobe (Single‐  
ended datastrobe is an optional feature)  
OPTIONS  
ADDRESS TABLE  
Parameter  
64Mx8  
A0A13  
A0A9  
BA0BA1  
A10  
32Mx16  
A0A12  
A0A9  
BA0BA1  
A10  
Configuration:  
Row Addressing  
Column Addressing  
Bank Addressing  
Precharge Addressing  
64Mx8 (16M x 8 x 4 banks)  
32Mx16 (8M x 16 x 4 banks)  
Package:  
60ball FBGA for x8  
84ball FBGA for x16  
Clock Cycle Timing  
5B  
37C  
3D  
25E  
25D  
Units  
Speed Grade  
CLtRCDtRP  
tCK (CL=3)  
DDR2400B  
DDR2533C  
DDR2667D  
DDR2800E  
DDR2800D  
333  
5
5
444  
5
3.75  
555  
5
3.75  
666  
5
3.75  
555  
5
3.75  
tCK  
ns  
ns  
tCK (CL=4)  
tCK (CL=5)  
5
5
3.75  
3.75  
266  
3
3
3
2.5  
2.5  
400  
ns  
ns  
tCK (CL=6)  
2.5  
400  
Frequency (max)  
200  
333  
MHz  
Note: The 5B device specification is shown for reference only.  
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without  
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the  
latest version of this device specification before relying on any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. – www.issi.com –  
1
Rev. 00A, 11/17/2009  

与IS43DR86400-25DBLI相关器件

型号 品牌 获取价格 描述 数据表
IS43DR86400-25EBLI ISSI

获取价格

DDR DRAM, 64MX8, CMOS, PBGA60, 10 X 10.50 MM, 0.80 MM PITCH, LEAD FREE, MO-207, FBGA-60
IS43DR86400-37CBL ISSI

获取价格

DDR DRAM, 64MX8, CMOS, PBGA60, 10 X 10.50 MM, 0.80 MM PITCH, LEAD FREE, MO-207, FBGA-60
IS43DR86400-37CBLI ISSI

获取价格

DDR DRAM, 64MX8, CMOS, PBGA60, 10 X 10.50 MM, 0.80 MM PITCH, LEAD FREE, MO-207, FBGA-60
IS43DR86400B ISSI

获取价格

512Mb (x8, x16) DDR2 SDRAM
IS43DR86400B-25DBI ISSI

获取价格

512Mb (x8, x16) DDR2 SDRAM
IS43DR86400B-25DBLI ISSI

获取价格

512Mb (x8, x16) DDR2 SDRAM
IS43DR86400B-25DBLI-TR ISSI

获取价格

DDR DRAM, 64MX8, 0.4ns, CMOS, PBGA60, 10 X 10.50 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD F
IS43DR86400B-25EBLI ISSI

获取价格

512Mb (x8, x16) DDR2 SDRAM
IS43DR86400B-25EBLI-TR ISSI

获取价格

DDR DRAM, 64MX8, 0.4ns, CMOS, PBGA60, 10 X 10.50 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD F
IS43DR86400B-37CBLI ISSI

获取价格

512Mb (x8, x16) DDR2 SDRAM