5秒后页面跳转
IDT89TTM553BL PDF预览

IDT89TTM553BL

更新时间: 2024-09-17 14:51:31
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
30页 566K
描述
Telecom IC

IDT89TTM553BL 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.87
Base Number Matches:1

IDT89TTM553BL 数据手册

 浏览型号IDT89TTM553BL的Datasheet PDF文件第2页浏览型号IDT89TTM553BL的Datasheet PDF文件第3页浏览型号IDT89TTM553BL的Datasheet PDF文件第4页浏览型号IDT89TTM553BL的Datasheet PDF文件第5页浏览型号IDT89TTM553BL的Datasheet PDF文件第6页浏览型号IDT89TTM553BL的Datasheet PDF文件第7页 
89TTM553  
Preliminary Information*  
Traffic Manager Co-processor  
Data Sheet  
Description  
89TTM55x Features  
Deterministic performance at 10 Gbps wire-speed (35 Mcps)  
regardless of the number of flows, traffic size, and patterns.  
The 89TTM553 is a flow-based traffic management co-processor  
that can be used in conjunction with the 89TTM552.  
Up to 256 megabytes of external memory buffer space  
(equivalent to a 210 ms buffer at 10 Gbps).  
It has two major functional parts: the queue manager (QM) and the  
FLQ scheduler. The QM is responsible for all the non-bandwidth func-  
tions, which include managing up to 1 Million queuing structures,  
handling cell and packet arrivals and departures from these queues, and  
maintaining a database of congestion management and statistics  
parameters for each flow queue (FLQ). The FLQ scheduler is respon-  
sible for managing the FLQ bandwidth functions.  
Support (Rx and Tx) for industry-standard SPI-4 phase 2,  
NPF Streaming Interface, and CSIX over LVDS.  
Hierarchical queuing and precise scheduling:  
Traffic management flexibility.  
Support for up to 4K aggregate flow queues (AFQs), 1K port  
queues (PQs), 2K arrival reassembly queues (ARQs), and 1K  
output queues/channels (OQs) with no external memory  
required. Configurable AFQ-to-port assignments.  
Support for up to 1M discrete flows (FLQs), with queuing for  
each flow, using external memory. Configurable mapping of  
FLQs into aggregate flow queues.  
Two-level FLQ scheduling mode that supports up to 128K or  
256K virtual pipe or subscriber queues with up to 8 or 4 CoS  
priority queues each.  
The 89TTM553 FLQ scheduler supports traffic scheduling on up to  
1M discrete flows. In addition to the scheduling levels provided by the  
89TTM552, the 89TTM553 provides one or two levels of additional  
scheduling hierarchy. It also provides guaranteed minimum rate,  
maximum rate capping, excess rate distribution using weighted fair  
queuing (WFQ), byte rate shaping, and dynamic configuration adjust-  
ments.  
The 89TTM553 stores all the flow-based parameters (and state infor-  
mation) that are made available to the 89TTM552 for flow-based  
processing. When the 89TTM553 is used with the 89TTM552, conges-  
tion and bandwidth management features are enabled at the flow level  
as well as at the aggregate-flow level.  
Accurate byte-rate shaping at the FLQ, AFQ and port levels.  
Multiple levels of buffer congestion management.  
Hierarchical queue structure and thresholding.  
Congestion indication.  
Dynamic adjustment of thresholds during periods of congestion.  
Packet discard (PD).  
Weighted random early discard (WRED).  
Local congestion indication (CI).  
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.  
1 of 30  
March 3, 2005  
DSC 6797  
© 2005 Integrated Device Technology, Inc.  
*Notice: The information in this document is subject to change without notice  

与IDT89TTM553BL相关器件

型号 品牌 获取价格 描述 数据表
IDT8M464S-65C IDT

获取价格

SRAM Module, 16KX4, 65ns, CMOS, CDIP22
IDT8M464S-85C IDT

获取价格

SRAM Module, 16KX4, 85ns, CMOS, CDIP22
IDT8M612S100CB ETC

获取价格

x16 SRAM Module
IDT8M612S25C IDT

获取价格

SRAM Module, 32KX16, 25ns, CMOS, CDMA40
IDT8M612S30C ETC

获取价格

x16 SRAM Module
IDT8M612S35C ETC

获取价格

x16 SRAM Module
IDT8M612S35CB IDT

获取价格

SRAM Module, 32KX16, 35ns, CMOS, CDMA40
IDT8M612S40C IDT

获取价格

SRAM Module, 32KX16, 40ns, CMOS, CDMA40
IDT8M612S40CB IDT

获取价格

SRAM Module, 32KX16, 40ns, CMOS, CDMA40
IDT8M612S45C IDT

获取价格

SRAM Module, 32KX16, 45ns, CMOS, CDMA40