5秒后页面跳转
IDT72V3652L10PQF PDF预览

IDT72V3652L10PQF

更新时间: 2024-11-21 03:02:59
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
29页 250K
描述
3.3 VOLT CMOS SyncBiFIFO

IDT72V3652L10PQF 数据手册

 浏览型号IDT72V3652L10PQF的Datasheet PDF文件第2页浏览型号IDT72V3652L10PQF的Datasheet PDF文件第3页浏览型号IDT72V3652L10PQF的Datasheet PDF文件第4页浏览型号IDT72V3652L10PQF的Datasheet PDF文件第5页浏览型号IDT72V3652L10PQF的Datasheet PDF文件第6页浏览型号IDT72V3652L10PQF的Datasheet PDF文件第7页 
3.3 VOLT CMOS SyncBiFIFOTM  
2,048 x 36 x 2  
4,096 x 36 x 2  
IDT72V3652  
IDT72V3662  
IDT72V3672  
8,192 x 36 x 2  
Select IDT Standard timing (using EFA, EFB, FFA and FFB flags  
functions) or First Word Fall Through timing (using ORA, ORB, IRA  
and IRB flag functions)  
Available in 132-pin Plastic Quad Flatpack (PQFP) or space-saving  
120-pin Thin Quad Flatpack (TQFP)  
Pin and functionally compatible versions of the 5V operating  
IDT723652/723662/723672  
Pin compatible to the lower density parts, IDT72V3622/72V3632/  
72V3642  
FEATURES  
Memory storage capacity:  
IDT72V3652  
IDT72V3662  
IDT72V3672  
2,048 x 36 x 2  
4,096 x 36 x 2  
8,192 x 36 x 2  
Supports clock frequencies up to 100MHz  
Fast access times of 6.5ns  
Free-running CLKA and CLKB may be asynchronous or coincident  
(simultaneous reading and writing of data on a single clock edge  
is permitted)  
Industrial temperature range (–40°C to +85°C) is available  
Two independent clocked FIFOs buffering data in opposite direc-  
tions  
DESCRIPTION  
Mailbox bypass register for each FIFO  
Programmable Almost-Full and Almost-Empty flags  
Microprocessor Interface Control Logic  
FFA/IRA, EFA/ORA, AEA, and AFA flags synchronized by CLKA  
FFB/IRB, EFB/ORB, AEB, and AFB flags synchronized by CLKB  
TheIDT72V3652/72V3662/72V3672arepinand functionallycompatible  
versionsoftheIDT723652/723662/723672,designedtorunoffa3.3Vsupply  
forexceptionallylow-powerconsumption. Thesedevicesaremonolithic,high-  
speed,low-power,CMOSBidirectionalSyncFIFO(clocked)memorieswhich  
supportclockfrequenciesupto100MHzandhavereadaccesstimesasfast  
FUNCTIONAL BLOCK DIAGRAM  
MBF1  
Mail 1  
Register  
CLKA  
CSA  
Port-A  
Control  
Logic  
W/RA  
RAM  
ARRAY  
2,048 x 36  
4,096 x 36  
8,192 x 36  
ENA  
MBA  
36  
FIFO1,  
Mail1  
Reset  
Logic  
RST1  
Write  
Pointer  
Read  
Pointer  
36  
Status Flag  
Logic  
EFB/ORB  
AEB  
FFA/IRA  
AFA  
FIFO 1  
FS  
0
1
Programmable Flag  
Offset Registers  
Timing  
Mode  
FWFT  
FS  
A
0
- A35  
13  
B0 - B35  
FIFO 2  
Status Flag  
EFA/ORA  
FFB/IRB  
AFB  
Logic  
AEA  
36  
Read  
Pointer  
Write  
Pointer  
36  
FIFO2,  
Mail2  
Reset  
Logic  
RST2  
RAM  
ARRAY  
2,048 x 36  
4,096 x 36  
8,192 x 36  
CLKB  
CSB  
Port-B  
Control  
Logic  
W/RB  
ENB  
Mail 2  
Register  
MBB  
4660 drw01  
MBF2  
IDTandtheIDTlogoareregisteredtrademarkofIntegratedDeviceTechnology,Inc. SyncBiFIFOisatrademarkofIntegratedDeviceTechnology,Inc.  
COMMERCIAL TEMPERATURE RANGE  
NOVEMBER 2003  
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-4660/3  

与IDT72V3652L10PQF相关器件

型号 品牌 获取价格 描述 数据表
IDT72V3652L10PQF9 IDT

获取价格

FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP132, PLASTIC, QFP-132
IDT72V3652L10PQFG IDT

获取价格

FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132
IDT72V3652L15PF IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
IDT72V3652L15PF8 IDT

获取价格

Bi-Directional FIFO, 2KX36, 10ns, Synchronous, CMOS, PQFP120, TQFP-120
IDT72V3652L15PQF IDT

获取价格

3.3 VOLT CMOS SyncBiFIFO
IDT72V3652L15PQFG IDT

获取价格

FIFO, 2KX36, 10ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132
IDT72V3652L20PF IDT

获取价格

FIFO, 2KX36, 12ns, Synchronous, CMOS, PQFP120, TQFP-120
IDT72V3653 IDT

获取价格

3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING
IDT72V3653L10PF IDT

获取价格

3.3 VOLT CMOS SyncFIFOTM WITH BUS-MATCHING
IDT72V3653L10PF8 IDT

获取价格

FIFO, 2KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128