Datasheet > IDT72V36104L15PFG

IDT72V36104L15PFG

更新时间： 2024-11-07 07:12:31

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
36页	418K
描述
FIFO, 64KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72V36104L15PFG 数据手册

浏览型号IDT72V36104L15PFG的Datasheet PDF文件第2页

浏览型号IDT72V36104L15PFG的Datasheet PDF文件第3页

浏览型号IDT72V36104L15PFG的Datasheet PDF文件第4页

浏览型号IDT72V36104L15PFG的Datasheet PDF文件第5页

浏览型号IDT72V36104L15PFG的Datasheet PDF文件第6页

浏览型号IDT72V36104L15PFG的Datasheet PDF文件第7页

3.3 VOLT CMOS SyncBiFIFO^TMWITH BUS-MATCHING

16,384 x 36 x 2

32,768 x 36 x 2

65,536 x 36 x 2

IDT72V3684

IDT72V3694

IDT72V36104

• Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits

(byte)

• Big- or Little-Endian format for word and byte bus sizes

• Master Reset clears data and configures FIFO, Partial Reset

clears data but retains configuration settings

FEATURES

• Memory storage capacity:

IDT72V3684

IDT72V3694

IDT72V36104 – 65,536 x 36 x 2

–

16,384 x 36 x 2

32,768 x 36 x 2

• Mailbox bypass registers for each FIFO

• Clock frequencies up to 100 MHz (6.5ns access time)

• Two independent clocked FIFOs buffering data in opposite

directions

• Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags

functions) or First Word Fall Through Timing (using ORA, ORB,

IRA, and IRB flag functions)

• Programmable Almost-Empty and Almost-Full flags; each has five

default offsets (8, 16, 64, 256 and 1,024 )

• Serial or parallel programming of partial flags

• Retransmit Capability

• Free-running CLKA and CLKB may be asynchronous or coincident

(simultaneous reading and writing of data on a single clock edge

is permitted)

• Auto power down minimizes power dissipation

• Available in space saving 128-pin Thin Quad Flatpack (TQFP)

• Pin compatible to the lower density parts, IDT72V3624/72V3634/

72V3644/72V3654/72V3664/72V3674

• Industrial temperature range (–40°C to +85°C) is available

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

CSA

W/RA

ENA

Port-A

Control

Logic

RAM ARRAY

16,384 x 36

32,768 x 36

65,536 x 36

MBA

FIFO1,

Mail1

Reset

Logic

MRS1

PRS1

Write

Pointer

Read

Pointer

Status Flag

Logic

FFA/IRA

EFB/ORB

AEB

AFA

FIFO1

FIFO2

FS2

FS0/SD

Programmable Flag

Offset Registers

Timing

Mode

FWFT

FS1/SEN

B0-B35

A0-A35

Status Flag

EFA/ORA

FFB/IRB

AFB

Logic

AEA

Read

Pointer

Write

Pointer

FIFO2,

Mail2

Reset

Logic

MRS2

PRS2

RT1

RTM

RT2

FIFO1 and

FIFO2

Retransmit

Logic

RAM ARRAY

16,384 x 36

32,768 x 36

65,536 x 36

CLKB

CSB

W/RB

ENB

MBB

Port-B

Control

Logic

Mail 2

4677 drw01

MBF2

SIZE

IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc. TheSyncBiFIFOisatrademarkofIntegratedDeviceTechnology,Inc.

COMMERCIAL TEMPERATURE RANGE

NOVEMBER 2003



DSC-4677/6

12 3 4 5 6 7...36

中文翻译

下载PDF

与IDT72V36104L15PFG相关器件

型号	品牌	获取价格	描述	数据表
IDT72V36104L15PFG8	IDT	获取价格	FIFO, 64KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V36106	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V36106L10PF	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V36106L10PFG8	IDT	获取价格	FIFO, 64KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V36106L15PF	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V36106L15PFG	IDT	获取价格	暂无描述
IDT72V36106L15PFG8	IDT	获取价格	FIFO, 64KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V36106L20PF	IDT	获取价格	FIFO, 64KX36, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3611	IDT	获取价格	3.3 VOLT CMOS SyncFIFO 64 x 36
IDT72V36110	IDT	获取价格	3.3 VOLT HIGH-DENSITY SUPERSYNC⑩ II 36-BIT FI

与IDT72V36104L15PFG相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V36104L15PFG

IDT72V36104L15PFG 数据手册

与IDT72V36104L15PFG相关器件

与IDT72V36104L15PFG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V36104L15PFG

IDT72V36104L15PFG 数据手册

与IDT72V36104L15PFG相关器件

与IDT72V36104L15PFG相关文章

您还可以找

您在本页遇到什么问题？