5秒后页面跳转
IDT72V281L10TFI PDF预览

IDT72V281L10TFI

更新时间: 2024-09-16 22:23:47
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
26页 242K
描述
3.3 VOLT CMOS SuperSync FIFOTM

IDT72V281L10TFI 数据手册

 浏览型号IDT72V281L10TFI的Datasheet PDF文件第2页浏览型号IDT72V281L10TFI的Datasheet PDF文件第3页浏览型号IDT72V281L10TFI的Datasheet PDF文件第4页浏览型号IDT72V281L10TFI的Datasheet PDF文件第5页浏览型号IDT72V281L10TFI的Datasheet PDF文件第6页浏览型号IDT72V281L10TFI的Datasheet PDF文件第7页 
3.3 VOLT CMOS SuperSync FIFO™  
65,536 x 9  
131,072 x 9  
IDT72V281  
IDT72V291  
Independent Read and Write clocks (permit reading and writing  
simultaneously)  
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-pin  
Slim Thin Quad Flat Pack (STQFP)  
High-performance submicron CMOS technology  
Industrial Temperature Range (-40°C to + 85°C) is available  
ꢀEATURES:  
Choose among the following memory organizations:  
IDT72V281  
IDT72V291  
65,536 x 9  
131,072 x 9  
Pin-compatible with the IDT72V261/72V271 SuperSync FIFOs  
10ns read/write cycle time (6.5ns access time)  
Fixed, low first word data latency time  
DESCRIPTION:  
Auto power down minimizes standby power consumption  
Master Reset clears entire FIFO  
Partial Reset clears data, but retains programmable  
settings  
Retransmit operation with fixed, low first word data  
latency time  
Empty, Full and Half-Full flags signal FIFO status  
Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of two preselected offsets  
The IDT72V281/72V291 are exceptionally deep, high speed, CMOS  
First-In-First-Out (FIFO) memories with clocked read and write controls.  
These FIFOs offer numerous improvements over previous SuperSync  
FIFOs,includingthefollowing:  
Thelimitationofthefrequencyofoneclockinputwithrespecttotheotherhas  
been removed. The Frequency Select pin (FS) has been removed, thus  
it is no longer necessary to select which of the two clock inputs, RCLK or  
WCLK, is runningatthe higherfrequency.  
Program partial flags by either serial or parallel means  
The period required by the retransmit operation is now fixed and short.  
Select IDT Standard timing (using EF and FF flags) or First Word Thefirstworddatalatencyperiod,fromthetimethefirstwordiswrittentoan  
Fall Through timing (using OR and IR flags)  
Output enable puts data outputs into high impedance state  
Easily expandable in depth and width  
emptyFIFOtothetimeitcanberead,isnowfixedandshort. (Thevariable  
clock cycle counting delay associated with the latency period found on  
previousSuperSyncdeviceshasbeeneliminatedonthisSuperSyncfamily.)  
ꢀUNCTIONAL BLOCK DIAGRAM  
WEN  
D0-D8  
WCLK  
LD  
SEN  
OFFSET REGISTER  
INPUT REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
FLAG  
LOGIC  
WRITE CONTROL  
LOGIC  
HF  
FWFT/SI  
RAM ARRAY  
65,536 x 9  
131,072 x 9  
WRITE POINTER  
READ POINTER  
READ  
CONTROL  
LOGIC  
RT  
OUTPUT REGISTER  
MRS  
PRS  
RESET  
LOGIC  
RCLK  
REN  
Q0-Q8  
4513 drw 01  
OE  
SuperSyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.  
APRIL 2001  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE  
1
2001 Integrated Device Technology, Inc.  
DSC-4513/1  

与IDT72V281L10TFI相关器件

型号 品牌 获取价格 描述 数据表
IDT72V281L15PF IDT

获取价格

3.3 VOLT CMOS SuperSync FIFOTM
IDT72V281L15PF9 IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, TQFP-64
IDT72V281L15PFG IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V281L15PFGI IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V281L15PFI IDT

获取价格

3.3 VOLT CMOS SuperSync FIFOTM
IDT72V281L15PFI8 IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, PLASTIC, TQFP-64
IDT72V281L15PFI9 IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, TQFP-64
IDT72V281L15TF IDT

获取价格

3.3 VOLT CMOS SuperSync FIFOTM
IDT72V281L15TF8 IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64
IDT72V281L15TFG IDT

获取价格

FIFO, 64KX9, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64