5秒后页面跳转
IDT72T54242L5BBI PDF预览

IDT72T54242L5BBI

更新时间: 2024-11-12 05:11:59
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片双倍数据速率
页数 文件大小 规格书
56页 544K
描述
2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUAD FIFO or x10/x20 DUAL FIFO CONFIGURATIONS

IDT72T54242L5BBI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324针数:324
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.92
最长访问时间:3.6 ns最大时钟频率 (fCLK):200 MHz
周期时间:5 nsJESD-30 代码:S-PBGA-B324
JESD-609代码:e0长度:19 mm
内存密度:1310720 bit内存集成电路类型:OTHER FIFO
内存宽度:10湿度敏感等级:3
功能数量:1端子数量:324
字数:131072 words字数代码:128000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:128KX10
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA324,18X18,40
封装形状:SQUARE封装形式:GRID ARRAY
并行/串行:PARALLEL峰值回流温度(摄氏度):225
电源:2.5 V认证状态:Not Qualified
座面最大高度:1.97 mm最大待机电流:0.066 A
子类别:FIFOs最大压摆率:0.42 mA
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn63Pb37)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:20宽度:19 mm
Base Number Matches:1

IDT72T54242L5BBI 数据手册

 浏览型号IDT72T54242L5BBI的Datasheet PDF文件第2页浏览型号IDT72T54242L5BBI的Datasheet PDF文件第3页浏览型号IDT72T54242L5BBI的Datasheet PDF文件第4页浏览型号IDT72T54242L5BBI的Datasheet PDF文件第5页浏览型号IDT72T54242L5BBI的Datasheet PDF文件第6页浏览型号IDT72T54242L5BBI的Datasheet PDF文件第7页 
2.5VQUAD/DUALTeraSyncDDR/SDRFIFO  
x10QUADFIFOorx10/x20DUALFIFOCONFIGURATIONS  
32,768 x 10 x 4/16,384 x 20 x 2  
65,536 x 10 x 4/32,768 x 20 x 2  
131,072 x 10 x 4/65,536 x 20 x 2  
IDT72T54242  
IDT72T54252  
IDT72T54262  
Up to 200MHz operating frequency or 2Gbps throughput in SDR mode  
Up to 100MHz operating frequency or 2Gbps throughput in DDR mode  
Double Data Rate, DDR is selectable, providing up to 400Mbps  
bandwidth per data pin  
User selectable Single or Double Data Rate modes on both the  
write port(s) and read port(s)  
FEATURES  
Choose from among the following memory organizations:  
IDT72T54242  
IDT72T54252  
IDT72T54262  
-
-
-
32,768 x 10 x 4/32,768 x 10 x 2  
65,536 x 10 x 4/65,536 x 10 x 2  
131,072 x 10 x 4/131,072 x 10 x 2  
User Selectable Quad / Dual Mode - Choose between two or  
four independent FIFOs  
Quad Mode offers  
All I/Os are LVTTL/ HSTL/ eHSTL user selectable  
3.3V tolerant inputs in LVTTL mode  
ERCLK and EREN Echo outputs on all read ports  
Write enable WEN and Chip Select WCS input for each write port  
Read enable REN and Chip Select RCS input for each read port  
User Selectable IDT Standard mode (using EF and FF) or FWFT  
mode (using IR and OR)  
Programmable Almost Empty and Almost Full flags per FIFO  
Dedicated Serial Port for flag offset programming  
Power Down pin minimizes power consumption  
2.5V Supply Voltage  
Available in a 324-pin PBGA, 1mm pitch, 19mm x 19mm  
IEEE 1149.1 compliant JTAG port provides boundary scan function  
Low Power, High Performance CMOS technology  
Industrial temperature range (-40°C to +85°C)  
- Eight discrete clock domain, (four write clocks & four read clocks)  
- Four separate write ports, write data to four independent FIFOs  
- 10-bit wide write ports  
- Four separate read ports, read data from any of four independent FIFOs  
- Independent set of status flags and control signals for each FIFO  
Dual Mode offers  
- Four discrete clock domain, (two write clocks & two read clocks)  
- Two separate write ports, write data to two independent FIFOs  
- 10-bit/20-bit wide write ports  
- Two separate read ports, read data from any of two independent FIFOs  
- Independent set of status flags and control signals for each FIFO  
- Bus-Matching on read and write port x10/x20  
- Maximum depth of each FIFO is the same as in Quad Mode  
FUNCTIONALBLOCKDIAGRAMS  
Quad Mode  
RCLK0  
REN0  
RCS0  
OE0  
ERCLK0  
EREN0  
WCLK0  
WEN0  
WCS0  
Data In D[9:0]  
FIFO 0  
FIFO 0  
Data Out  
32,768 x 10  
65,536 x 10  
131,072 x 10  
Q[9:0]  
RCLK1  
REN1  
RCS1  
OE1  
x10  
x10  
x10  
x10  
x10  
FIFO 0  
WCLK1  
WEN1  
WCS1  
ERCLK1  
EREN1  
FIFO 1  
32,768 x 10  
65,536 x 10  
131,072 x 10  
FIFO 1  
Data Out  
Data In D[19:10]  
Q[19:10]  
RCLK2  
REN2  
RCS2  
OE2  
x10  
FIFO 1  
WCLK2  
WEN2  
WCS2  
ERCLK2  
EREN2  
FIFO 2  
FIFO 2  
Data Out  
32,768 x 10  
65,536 x 10  
131,072 x 10  
Data In D[29:20]  
Q[29:20]  
RCLK3  
REN3  
RCS3  
OE3  
ERCLK3  
EREN3  
x10  
x10  
FIFO 2  
WCLK3  
WEN3  
WCS3  
FIFO 3  
Data In  
FIFO 3  
Data Out  
32,768 x 10  
65,536 x 10  
131,072 x 10  
D[39:30]  
Q[39:30]  
FIFO 3  
EF0/OR0  
PAE0  
FF0/IR0  
PAF0  
FF1/IR1  
PAF1  
FF2/ IR2  
PAF2  
EF1/OR1  
PAE1  
EF2/OR2  
PAE2  
EF3/OR3  
PAE3  
FF3/IR3  
PAF3  
6158 drw01  
(See next page for Dual Mode)  
IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc.TheTeraSyncisatrademarkofIntegratedDeviceTechnology,Inc.  
MARCH 2005  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
1
2005 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-6158/3  

与IDT72T54242L5BBI相关器件

型号 品牌 获取价格 描述 数据表
IDT72T54242L6-7BB IDT

获取价格

FIFO, 32KX20, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T54242L6-7BBG IDT

获取价格

FIFO, 32KX20, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T54242L6-7BBGI IDT

获取价格

FIFO, 32KX20, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T54242L6-7BBI IDT

获取价格

FIFO, 32KX20, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T54252 IDT

获取价格

2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUA
IDT72T54252L5BB IDT

获取价格

2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUA
IDT72T54252L5BBG IDT

获取价格

FIFO, 64KX20, 3.6ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T54252L5BBI IDT

获取价格

2.5V QUAD/DUAL TeraSync⑩ DDR/SDR FIFO x10 QUA
IDT72T54252L6-7BB IDT

获取价格

FIFO, 64KX20, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T54252L6-7BBGI IDT

获取价格

FIFO, 64KX20, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324