Datasheet > IDT72T55248L6-7BB

IDT72T55248L6-7BB

更新时间： 2024-11-08 10:06:43

品牌	Logo	应用领域
艾迪悌 - IDT		先进先出芯片
页数	文件大小	规格书
65页	592K
描述
FIFO, 32KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72T55248L6-7BB 数据手册

浏览型号IDT72T55248L6-7BB的Datasheet PDF文件第2页

浏览型号IDT72T55248L6-7BB的Datasheet PDF文件第3页

浏览型号IDT72T55248L6-7BB的Datasheet PDF文件第4页

浏览型号IDT72T55248L6-7BB的Datasheet PDF文件第5页

浏览型号IDT72T55248L6-7BB的Datasheet PDF文件第6页

浏览型号IDT72T55248L6-7BB的Datasheet PDF文件第7页

2.5VQUADMUXDDRFLOW-CONTROLDEVICE

WITHMUX/DEMUX/BROADCASTFUNCTIONS

8,192 x 40 x 4

IDT72T55248

IDT72T55258

IDT72T55268

16,384 x 40 x 4

32,768 x 40 x 4

•

Demux Mode offers 1:4 architecture

- Five discrete clock domains, one write clock and four read clocks

FEATURES

•

Choose from among the following memory organizations:

IDT72T55248 - 8,192 words, 40-bits/word maximum, 4 Sequential

Queues total

- Four separate read ports, read data from four independent Queues

- One single write port, capable of writing to any four Queues

- Selectable single or double data rate on read and write ports

- 10-bit wide read ports in single data rate, doubles internally in double

data rate

- 40-bit wide write port, doubles internally in double data rate,

selectable between the four independent Queues

- Bus Matching on the Write Port x10/x20/x40 (SDR/DDR)

- Fully independent status flags for every Queue

- Composite Full/Input Ready Flag monitors currently selected Queue

- Dedicated partial reset for every Queue

Broadcast Write Mode offers, 1:4 architecture (with simultaneous

writes to all Queues)

- Five discrete clock domains, one write clock and four read clocks

- Four separate read ports, read data from four independent Queues

- One single write port, writes to all four independent Queues

simultaneously

IDT72T55258 - 16,384 words, 40-bits/word maximum, 4 Sequential

Queues total

IDT72T55268 - 32,768 words, 40-bits/word maximum, 4 Sequential

Queues total

•

User Selectable Mux / Demux / Broadcast Write Modes

Mux Mode offers 4:1 architecture

- Five discrete clock domains, four write clocks and one read clock

- Four separate write ports, writes data to four independent Queues

- One single read port, capable of reading from any four Queues

- Selectable single or double data rate (SDR/DDR) on read and write

ports

•

- 10-bit wide write ports in single data rate, doubles internally in double

data rate

- 40-bit wide read port, doubles internally in double data rate,

selectable between the four independent Queues

- Bus Matching on the Read Port x10/x20/x40 (SDR/DDR)

- Fully independent status flags for every Queue

- Composite Empty/OutputReadyFlagmonitors currentlyselected

Queue

- 10-bit wide read ports in single data rate, doubles internally in double

data rate

- 40-bit wide write port, doubles internally in double data rate

- Selectable single or double data rate on read and write ports

- Bus-Matching on the write port x10/x20/x40 (SDR/DDR)

- Dedicated partial reset for every Queue

FUNCTIONALBLOCKDIAGRAMS

Mux Mode

WCLK0

RCLK0

REN0

RCS0

WEN0

WCS0

D[9:0]

Queue 0

Data In

8,192 x 40

16,384 x40

32,768 x 40

OE0

Queue 0

Queue 1

WCLK1

WEN1

WCS1

OS[1:0]

Queue 1

8,192 x 40

16,384 x40

32,768 x 40

Data In D[19:10]

x10,x20,x40

WCLK2

WEN2

WCS2

Data Out

Q[39:0]

Queue 2

8,192 x 40

16,384 x40

32,768 x 40

Data In D[29:20]

Queue 2

Queue 3

WCLK3

WEN3

WCS3

Queue 3

Data In

8,192 x 40

16,384 x40

32,768 x 40

D[39:30]

EF0/OR0

PAE0

EF1/OR1

FF0/IR0

PAF0

FF1/IR1

PAE1

PAF1

FF2/ IR2

PAF2

FF3/IR3

PAF3

EF2/OR2

PAE2

EF3/OR3

PAE3

CEF/COR

6157 drw01

(See next pages for Demux and Broadcast modes)

IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2005



DSC-6157/4

12 3 4 5 6 7...65

中文翻译

下载PDF

与IDT72T55248L6-7BB相关器件

型号	品牌	获取价格	描述	数据表
IDT72T55248L6-7BBG	IDT	获取价格	FIFO, 32KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55248L6-7BBGI	IDT	获取价格	FIFO, 32KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55258L5BBG	IDT	获取价格	FIFO, 64KX40, 3.6ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55258L6-7BB	IDT	获取价格	FIFO, 64KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55258L6-7BBG	IDT	获取价格	FIFO, 64KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55258L6-7BBGI	IDT	获取价格	FIFO, 64KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55268L5BBG	IDT	获取价格	FIFO, 128KX40, 3.6ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55268L6-7BBGI	IDT	获取价格	FIFO, 128KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T55268L6-7BBI	IDT	获取价格	FIFO, 128KX40, 3.8ns, Synchronous, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324
IDT72T6360L6BB	IDT	获取价格	Microprocessor Circuit, CMOS, PBGA324, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-324

与IDT72T55248L6-7BB相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72T55248L6-7BB

IDT72T55248L6-7BB 数据手册

与IDT72T55248L6-7BB相关器件

与IDT72T55248L6-7BB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72T55248L6-7BB

IDT72T55248L6-7BB 数据手册

与IDT72T55248L6-7BB相关器件

与IDT72T55248L6-7BB相关文章

您还可以找

您在本页遇到什么问题？