5秒后页面跳转
IDT71V3579YS85BGI PDF预览

IDT71V3579YS85BGI

更新时间: 2024-10-29 09:28:03
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器
页数 文件大小 规格书
22页 236K
描述
Cache SRAM, 256KX18, 8.5ns, CMOS, PBGA119, BGA-119

IDT71V3579YS85BGI 数据手册

 浏览型号IDT71V3579YS85BGI的Datasheet PDF文件第16页浏览型号IDT71V3579YS85BGI的Datasheet PDF文件第17页浏览型号IDT71V3579YS85BGI的Datasheet PDF文件第18页浏览型号IDT71V3579YS85BGI的Datasheet PDF文件第19页浏览型号IDT71V3579YS85BGI的Datasheet PDF文件第21页浏览型号IDT71V3579YS85BGI的Datasheet PDF文件第22页 
IDT71V3577YS_79YS, IDT71V3577YSA_79YSA, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with  
3.3V I/O, Flow-Through Outputs, Burst Counter, Single Cycle Deselect  
Commercial and Industrial Temperature Ranges  
JTAG Identification Register Definitions (SA Version only)  
Instruction Field  
Value  
Description  
Revision Number (31:28)  
0x2  
0x22C, 0x22E  
0x33  
Reserved for version number.  
IDT Device ID (27:12)  
Defines IDT part number 71V3577YSA and 71V3579YSA, respectively.  
Allows unique identification of device vendor as IDT.  
Indicates the presence of an ID register.  
IDT JEDEC ID (11:1)  
ID Register Indicator Bit (Bit 0)  
1
I6450 tbl 02  
AvailableJTAGInstructions  
Instruction  
Description  
OPCODE  
Forces contents of the boundary scan cells onto the device outputs(1).  
Places the boundary scan register (BSR) between TDI and TDO.  
EXTEST  
0000  
Places the boundary scan register (BSR) between TDI and TDO.  
SAMPLE allows data from device inputs(2) and outputs(1) to be captured  
in the boundary scan cells and shifted serially through TDO. PRELOAD  
allows data to be input serially into the boundary scan cells via the TDI.  
SAMPLE/PRELOAD  
0001  
Loads the JTAG ID register (JIDR) with the vendor ID code and places  
the register between TDI and TDO.  
DEVICE_ID  
HIGHZ  
0010  
0011  
Places the bypass register (BYR) between TDI and TDO. Forces all  
device output drivers to a High-Z state.  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
0100  
0101  
0110  
0111  
Several combinations are reserved. Do not use codes other than those  
identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP,  
VALIDATE and BYPASS instructions.  
Uses BYR. Forces contents of the boundary scan cells onto the device  
outputs. Places the bypass register (BYR) between TDI and TDO.  
CLAMP  
1000  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
1001  
1010  
1011  
1100  
Same as above.  
Automatically loaded into the instruction register whenever the TAP  
controller passes through the CAPTURE-IR state. The lower two bits '01'  
are mandated by the IEEE std. 1149.1 specification.  
VALIDATE  
1101  
RESERVED  
BYPASS  
Same as above.  
1110  
1111  
The BYPASS instruction is used to truncate the boundary scan register  
as a single bit in length.  
I6450 tbl 04  
NOTES:  
1. Device outputs = All device outputs except TDO.  
2. Device inputs = All device inputs except TDI, TMS, and TRST.  
6.2402  

与IDT71V3579YS85BGI相关器件

型号 品牌 获取价格 描述 数据表
IDT71V3579YS85BQ IDT

获取价格

Cache SRAM, 256KX18, 8.5ns, CMOS, PBGA165, FBGA-165
IDT71V3579YS85BQG IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,
IDT71V3579YS85BQGI IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,
IDT71V3579YS85BQI IDT

获取价格

Cache SRAM, 256KX18, 8.5ns, CMOS, PBGA165, FBGA-165
IDT71V3579YS85BQI8 IDT

获取价格

Standard SRAM, 256KX18, 8.5ns, CMOS, PBGA165
IDT71V3579YS85PF IDT

获取价格

Cache SRAM, 256KX18, 8.5ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100
IDT71V3579YS85PFG IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,
IDT71V3579YS85PFGI IDT

获取价格

128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter,
IDT71V3579YS85PFGI8 IDT

获取价格

Standard SRAM, 256KX18, 8.5ns, CMOS, PQFP100
IDT71V3579YS85PFI8 IDT

获取价格

Standard SRAM, 256KX18, 8.5ns, CMOS, PQFP100