128K X 36, 256K X 18
Preliminary
IDT71V3576
IDT71V3578
3.3V Synchronous SRAMs
3.3V I/O, Pipelined Outputs
Burst Counter, Single Cycle Deselect
Features
Description
◆
128K x 36, 256K x 18 memory configurations
The IDT71V3576/78 are high-speed SRAMs organized as
128Kx36/256Kx18. TheIDT71V3576/78SRAMscontainwrite, data,
addressandcontrolregisters. InternallogicallowstheSRAMtogenerate
aself-timedwritebaseduponadecisionwhichcanbeleftuntiltheendof
thewritecycle.
◆
Supports high system speed:
200MHz 3.1ns clock access time
183MHz 3.3ns clock access time
166MHz 3.5ns clock access time
150MHz 3.8ns clock access time
133MHz 4.2ns clock access time
Theburstmodefeatureoffersthehighestlevelofperformancetothe
systemdesigner,astheIDT71V3576/78canprovidefourcyclesofdata
forasingleaddresspresentedtotheSRAM. Aninternalburstaddress
◆
LBO input selects interleaved or linear burst mode
Self-timedwritecyclewithglobalwritecontrol(GW),bytewrite counteracceptsthefirstcycleaddressfromtheprocessor,initiatingthe
◆
enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O
accesssequence.Thefirstcycleofoutputdatawillbepipelinedforone
cycle before it is available on the next rising clock edge. If burst mode
operationisselected(ADV=LOW),thesubsequentthreecyclesofoutput
datawillbeavailabletotheuseronthenextthreerisingclockedges. The
◆
◆
◆
◆
Packaged in a JEDEC Standard 100-lead plastic thin quad orderofthesethreeaddressesaredefinedbytheinternalburstcounter
flatpack (TQFP) and 119-lead ball grid array (BGA)
and the LBOinput pin.
The IDT71V3576/78 SRAMs utilize IDTs latest high-performance
CMOSprocessandarepackagedinaJEDECstandard14mmx20mm
100-leadthinplasticquadflatpack(TQFP)aswellasa119-leadballgrid
array (BGA).
PinDescriptionSummary
0
17
A -A
Address Inputs
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Chip Enable
CE
0
1
CS , CS
Chip Selects
Output Enable
OE
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
GW
BWE
(1)
1,
2,
3,
4
BW BW BW BW
CLK
ADV
ADSC
ADSP
LBO
ZZ
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
0
31
P1
P4
I/O -I/O , I/O -I/O
Data Input / Output
Core Power, I/O Power
Ground
DD DDQ
V
V
, V
Supply
Supply
SS
N/A
5279 tbl 01
NOTE:
1. BW3 and BW4 are not applicable for the IDT71V3578.
SEPTEMBER1999
1
©1999IntegratedDeviceTechnology,Inc.
DSC-5279/3