5秒后页面跳转
IDT70V38L_15 PDF预览

IDT70V38L_15

更新时间: 2024-10-29 01:19:51
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
17页 655K
描述
HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM

IDT70V38L_15 数据手册

 浏览型号IDT70V38L_15的Datasheet PDF文件第2页浏览型号IDT70V38L_15的Datasheet PDF文件第3页浏览型号IDT70V38L_15的Datasheet PDF文件第4页浏览型号IDT70V38L_15的Datasheet PDF文件第5页浏览型号IDT70V38L_15的Datasheet PDF文件第6页浏览型号IDT70V38L_15的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V  
64K x 18 DUAL-PORT  
STATIC RAM  
IDT70V38L  
Features  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
Busy and Interrupt Flags  
– Commercial: 15/20ns (max.)  
– Industrial: 20ns (max.)  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Low-power operation  
– IDT70V38L  
Fully asynchronous operation from either port  
Separate upper-byte and lower-byte controls for multi-  
plexed bus and bus matching compatibility  
LVTTL-compatible, single 3.3V (±0.3V) power supply  
Available in a 100-pin TQFP  
Active: 440mW (typ.)  
Standby: 660µW (typ.)  
Dual chip enables allow for depth expansion without  
external logic  
IDT70V38 easily expands data bus width to 36 bits or  
more using the Master/Slave select when cascading more  
than one device  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Green parts available, see ordering information  
Functional Block Diagram  
R/  
WL  
R/WR  
UBL  
UBR  
CE0L  
CE0R  
CE1L  
CE1R  
OE  
R
OE  
L
L
LBR  
LB  
I/O9-17R  
I/O0-8R  
I/O 9-17L  
I/O 0-8L  
I/O  
Control  
I/O  
Control  
(1,2)  
(1,2)  
BUSY  
R
BUSY  
L
.
64Kx18  
MEMORY  
ARRAY  
70V38  
15L  
A
15R  
0R  
A
Address  
Decoder  
Address  
Decoder  
A
0L  
A
16  
16  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE0R  
CE0L  
CE1L  
CE1R  
OEL  
OER  
R/W  
L
R/WR  
SEM  
L
(2)  
SEM  
R
(2)  
INTR  
INT  
L
M/S(1)  
4850 drw 01  
NOTES:  
1. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).  
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
MAY 2015  
1
DSC-4850/5  
©2015 Integrated Device Technology, Inc.  

与IDT70V38L_15相关器件

型号 品牌 获取价格 描述 数据表
IDT70V38L15PF IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM
IDT70V38L15PF8 IDT

获取价格

Dual-Port SRAM, 64KX18, 15ns, CMOS, PQFP100, TQFP-100
IDT70V38L15PF9 IDT

获取价格

Dual-Port SRAM, 64KX18, 15ns, CMOS, PQFP100, TQFP-100
IDT70V38L15PFG IDT

获取价格

Dual-Port SRAM, 64KX18, 15ns, CMOS, PQFP100, TQFP-100
IDT70V38L15PFI IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM
IDT70V38L20PF IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM
IDT70V38L20PF8 IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PF9 IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PFG IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PFGI IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100