5秒后页面跳转
IDT70V38L15PFG PDF预览

IDT70V38L15PFG

更新时间: 2024-11-28 20:02:07
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
17页 140K
描述
Dual-Port SRAM, 64KX18, 15ns, CMOS, PQFP100, TQFP-100

IDT70V38L15PFG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LFQFP,针数:100
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.66
最长访问时间:15 nsJESD-30 代码:S-PQFP-G100
JESD-609代码:e3长度:14 mm
内存密度:1179648 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:18湿度敏感等级:3
功能数量:1端子数量:100
字数:65536 words字数代码:64000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:64KX18
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
并行/串行:PARALLEL峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

IDT70V38L15PFG 数据手册

 浏览型号IDT70V38L15PFG的Datasheet PDF文件第2页浏览型号IDT70V38L15PFG的Datasheet PDF文件第3页浏览型号IDT70V38L15PFG的Datasheet PDF文件第4页浏览型号IDT70V38L15PFG的Datasheet PDF文件第5页浏览型号IDT70V38L15PFG的Datasheet PDF文件第6页浏览型号IDT70V38L15PFG的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V  
64K x 18 DUAL-PORT  
STATIC RAM  
IDT70V38L  
Features  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
Busy and Interrupt Flags  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Separate upper-byte and lower-byte controls for multi-  
plexed bus and bus matching compatibility  
LVTTL-compatible, single 3.3V (±0.3V) power supply  
Available in a 100-pin TQFP  
– Commercial:15/20ns (max.)  
Industrial:20ns (max.)  
Low-power operation  
IDT70V38L  
Active: 440mW (typ.)  
Standby: 660µW (typ.)  
Dual chip enables allow for depth expansion without  
external logic  
IDT70V38 easily expands data bus width to 36 bits or  
more using the Master/Slave select when cascading more  
than one device  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
Functional Block Diagram  
R/W  
L
R/WR  
UB  
L
UBR  
CE0L  
CE0R  
CE1L  
CE1R  
OE  
LB  
R
OE  
LB  
L
L
R
I/O9-17R  
I/O0-8R  
I/O 9-17L  
I/O 0-8L  
I/O  
Control  
I/O  
Control  
(1,2)  
(1,2)  
BUSY  
R
BUSY  
L
.
64Kx18  
MEMORY  
ARRAY  
70V38  
15L  
A
15R  
0R  
A
Address  
Decoder  
Address  
Decoder  
A0L  
A
16  
16  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE0R  
CE0L  
CE1L  
CE1R  
OEL  
OER  
R/W  
L
R/WR  
SEM  
L
(2)  
SEM  
R
(2)  
INT  
R
INT  
L
M/S(1)  
4850 drw 01  
NOTES:  
1. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).  
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
JANUARY 2009  
1
DSC-4850/4  
©2009IntegratedDeviceTechnology,Inc.  

与IDT70V38L15PFG相关器件

型号 品牌 获取价格 描述 数据表
IDT70V38L15PFI IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM
IDT70V38L20PF IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM
IDT70V38L20PF8 IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PF9 IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PFG IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PFGI IDT

获取价格

Dual-Port SRAM, 64KX18, 20ns, CMOS, PQFP100, TQFP-100
IDT70V38L20PFI IDT

获取价格

HIGH-SPEED 3.3V 64K x 18 DUAL-PORT STATIC RAM
IDT70V525L55BZGI IDT

获取价格

Standard SRAM, 8KX16, 55ns, PBGA144, 0.50 MM PITCH, GREEN, FBGA-144
IDT70V525ML55BZ IDT

获取价格

Standard SRAM, 8KX16, 55ns, PBGA144, 0.50 MM PITCH, FBGA-144
IDT70V525ML55BZGI IDT

获取价格

Standard SRAM, 8KX16, 55ns, CMOS, PBGA144, 0.50 MM PITCH, GREEN, FBGA-144