IDT70825S/L
HIGH-SPEED 8K x 16
SEQUENTIAL ACCESS
RANDOM ACCESS MEMORY (SARAM™)
Integrated Device Technology, Inc.
FEATURES:
DESCRIPTION:
• 8K x 16 Sequential Access Random Access Memory
The IDT70825 is a high-speed 8K x 16-bit Sequential
Access Random Access Memory (SARAM). The SARAM
(SARAM™)
- Sequential Access from one port and standard Random offers a single-chip solution to buffer data sequentially on one
Access from the other port
- Separate upper-byte and lower-byte control of the
Random Access Port
port, and be accessed randomly (asynchronously) through
the other port. The device has a Dual-Port RAM based
architecture with a standard SRAM interface for the random
(asynchronous) access port, and a clocked interface with
counter sequencing for the sequential (synchronous) access
port.
• High-speed operation
- 20ns tAA for random access port
- 20ns tCD for sequential port
- 25ns clock cycle time
Fabricated using CMOS high-performance technology,
this memory device typically operates on less than 900mW of
power at maximum high-speed clock-to-data and Random
Access. An automatic power down feature, controlled by CE,
permits the on-chip circuitry of each port to enter a very low
standby power mode.
• Architecture based on Dual-Port RAM cells
• Electrostatic discharge > 2001V, Class II
• Compatible with Intel BMIC and 82430 PCI Set
• Width and Depth Expandable
• Sequential side
- Address based flags for buffer control
- Pointer logic supports two internal buffers
• Battery backup operation—2V data retention
• TTL-compatible, single 5V (±10%) power supply
• Available in 80-pin TQFP and 84-pin PGA
• Military product compliant to MIL-STD-883.
• Industrialtemperaturerange(–40°Cto+85°C)isavailable,
tested to military electrical specifications.
The IDT70825 is packaged in a 80-pin Thin Plastic Quad
Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA).
Military grade product is manufactured in compliance with the
latest revision of MIL-STD-883, Class B, making it ideally
suited to military temperature applications demanding the
highest level of performance and reliability.
FUNCTIONAL BLOCK DIAGRAM
13
A
0-12
SCLK
Random
Access
Port
Sequential
Access
Port
Controls
1
R/
LSB
2
Controls
MSB
8K X 16
Memory
Array
SR/
16
16
16
Data
R
Reg.
13
I/O0-15
Data
L
SI/O0-15
13
Addr
L
Addr
R
13
RST
13
Pointer/
Counter
13
13
Start Address for Buffer #1
End Address for Buffer #1
Start Address for Buffer #2
End Address for Buffer #2
Flow Control Buffer
13
1
2
COMPARATOR
Flag Status
3016 drw 01
The IDT logo is a registered trademark and SARAM is a trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
OCTOBER 1996
©1996 Integrated Device Technology, Inc.
DSC-3016/6
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
6.31
1