5秒后页面跳转
IDT7027L35 PDF预览

IDT7027L35

更新时间: 2024-10-27 15:34:39
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
19页 181K
描述
Dual-Port SRAM, 32KX16, 35ns, CMOS, CPGA108, CERAMIC, PGA-108

IDT7027L35 技术参数

生命周期:Obsolete零件包装代码:PGA
包装说明:PGA,针数:108
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.42
最长访问时间:35 nsJESD-30 代码:S-CPGA-P108
JESD-609代码:e0长度:30.48 mm
内存密度:524288 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:16功能数量:1
端子数量:108字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:32KX16封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:PGA封装形状:SQUARE
封装形式:GRID ARRAY并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:5.207 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:PIN/PEG
端子节距:2.54 mm端子位置:PERPENDICULAR
宽度:30.48 mmBase Number Matches:1

IDT7027L35 数据手册

 浏览型号IDT7027L35的Datasheet PDF文件第2页浏览型号IDT7027L35的Datasheet PDF文件第3页浏览型号IDT7027L35的Datasheet PDF文件第4页浏览型号IDT7027L35的Datasheet PDF文件第5页浏览型号IDT7027L35的Datasheet PDF文件第6页浏览型号IDT7027L35的Datasheet PDF文件第7页 
HIGH-SPEED  
32K x 16 DUAL-PORT  
STATIC RAM  
IDT7027S/L  
Features  
IDT7027 easily expands data bus width to 32 bits or more  
using the Master/Slave select when cascading more than  
one device  
M/S = VIH for BUSY output flag on Master,  
M/S = VIL for BUSY input on Slave  
True Dual-Ported memory cells which allow simultaneous  
access of the same memory location  
High-speed access  
– Commercial:15/20/25/35/55ns (max.)  
Industrial: 20/25ns (max.)  
Low-power operation  
Busy and Interrupt Flags  
On-chip port arbitration logic  
IDT7027S  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
TTL-compatible, single 5V (±10%) power supply  
Available in 100-pin Thin Quad Flatpack (TQFP) and 108-pin  
Ceramic PinGridArray(PGA)  
Active: 750mW (typ.)  
Standby: 5mW (typ.)  
IDT7027L  
Active: 750mW (typ.)  
Standby: 1mW (typ.)  
Separate upper-byte and lower-byte control for bus  
Industrial temperature range (–40°C to +85°C) is available  
for selected speeds  
matching capability.  
Dual chip enables allow for depth expansion without  
external logic  
FunctionalBlockDiagram  
R/W  
L
R/  
WR  
UB  
L
UB  
R
CE0L  
CE0R  
CE1L  
CE1R  
OE  
LB  
R
OE  
LB  
L
L
R
I/O 8-15L  
I/O8-15R  
I/O0-7R  
I/O  
Control  
I/O  
Control  
0-7L  
I/O  
(1,2)  
R
BUSY  
BUSY  
L
.
32Kx16  
14L  
A
14R  
0R  
A
Address  
Decoder  
Address  
Decoder  
MEMORY  
ARRAY  
7027  
A0L  
A
A
14L  
A
A
CE0R  
14R  
0R  
A
CE0L  
0L  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE1L  
OE  
CE1R  
OE  
L
R
R/W  
L
R/W  
R
SEM  
INT  
L
L
SEM  
R
(2)  
(2)  
INTR  
M/S(2)  
3199 drw 01  
NOTES:  
1. BUSY is an input as a Slave (M/S=VIL) and an output as a Master (M/S=VIH).  
2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).  
JULY 2004  
1
DSC 3199/8  
©2004 IntegratedDeviceTechnology,Inc.  

与IDT7027L35相关器件

型号 品牌 获取价格 描述 数据表
IDT7027L35G IDT

获取价格

HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT7027L35GB IDT

获取价格

HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT7027L35GG IDT

获取价格

Dual-Port SRAM, 32KX16, 35ns, CMOS, CPGA108, CERAMIC, PGA-108
IDT7027L35GGB IDT

获取价格

Dual-Port SRAM, 32KX16, 35ns, CMOS, CPGA108, CERAMIC, PGA-108
IDT7027L35GI IDT

获取价格

HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT7027L35PF IDT

获取价格

HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT7027L35PF8 IDT

获取价格

Dual-Port SRAM, 32KX16, 35ns, CMOS, PQFP100, TQFP-100
IDT7027L35PFB IDT

获取价格

HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM
IDT7027L35PFG IDT

获取价格

Dual-Port SRAM, 32KX16, 35ns, CMOS, PQFP100, TQFP-100
IDT7027L35PFI IDT

获取价格

HIGH-SPEED 32K x 16 DUAL-PORT STATIC RAM