5秒后页面跳转
IBM0418A11NLAA-3N PDF预览

IBM0418A11NLAA-3N

更新时间: 2024-02-16 14:17:41
品牌 Logo 应用领域
国际商业机器公司 - IBM 静态存储器内存集成电路
页数 文件大小 规格书
22页 266K
描述
Standard SRAM, 64KX18, 2ns, CMOS, PBGA119, BGA-119

IBM0418A11NLAA-3N 技术参数

生命周期:Contact Manufacturer零件包装代码:BGA
包装说明:BGA,针数:119
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.78
Is Samacsys:N最长访问时间:2 ns
其他特性:PIPELINED ARCHITECTUREJESD-30 代码:R-PBGA-B119
长度:22 mm内存密度:1179648 bit
内存集成电路类型:STANDARD SRAM内存宽度:18
功能数量:1端子数量:119
字数:65536 words字数代码:64000
工作模式:SYNCHRONOUS最高工作温度:85 °C
最低工作温度:组织:64KX18
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:2.57 mm最大供电电压 (Vsup):3.63 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

IBM0418A11NLAA-3N 数据手册

 浏览型号IBM0418A11NLAA-3N的Datasheet PDF文件第2页浏览型号IBM0418A11NLAA-3N的Datasheet PDF文件第3页浏览型号IBM0418A11NLAA-3N的Datasheet PDF文件第4页浏览型号IBM0418A11NLAA-3N的Datasheet PDF文件第5页浏览型号IBM0418A11NLAA-3N的Datasheet PDF文件第6页浏览型号IBM0418A11NLAA-3N的Datasheet PDF文件第7页 
.
IBM0418A1ANLAA  
IBM0436A1ANLAA  
Preliminary  
Features  
32Kx36 & 64Kx18 SRAM  
• 32K x 36 or 64K x 18 organizations  
• Common I/O  
• 0.25µ CMOS technology  
• 30Drivers  
• Synchronous Register-Latch Mode of Operation  
with Self-Timed Late Write  
• Asynchronous Output Enable and Power Down  
Inputs  
• Single Differential PECL Clock  
• Boundary Scan using limited set of JTAG  
1149.1 functions  
• +3.3V Power Supply, Ground, 2.5V VDDQ  
• 2.5V LVTTL Input and Output levels  
• Byte Write Capability & Global Write Enable  
• 7 x 17 Bump Ball Grid Array Package with  
SRAM JEDEC Standard Pinout and Boundary  
SCAN Order  
• Registered Addresses, Write Enables, Synchro-  
nous Select, and Data Ins  
• Latched Outputs  
Description  
IBM0436A1ANLAA and IBM0418A1ANLAA are  
1Mb Synchronous Register-Latch Mode, high-per-  
formance CMOS Static Random Access Memories  
(SRAM). These SRAMs are versatile, have a wide  
input/output (I/O) interface, and can achieve cycle  
times as short as 4.5ns. Differential K clocks are  
used to initiate the read/write operation; all internal  
operations are self-timed. At the rising edge of the K  
clock, all address, write-enable, sync select, and  
data input signals are registered internally. Data out-  
puts are updated from output registers off the falling  
edge of the K clock. An internal write buffer allows  
write data to follow one cycle after addresses and  
controls. The device is operated with a single +3.3V  
power supply and is compatible with 2.5V LVTTL  
I/O interfaces.  
nrlL3325.00  
08/06/2001  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
Page 1 of 22  

与IBM0418A11NLAA-3N相关器件

型号 品牌 描述 获取价格 数据表
IBM0418A41DLAB-3 IBM Standard SRAM, 256KX18, 1.7ns, CMOS, PBGA119, BGA-119

获取价格

IBM0418A41DLAB-3F ETC x18 Fast Synchronous SRAM

获取价格

IBM0418A41DLAB-4 ETC SYNC SRAM|256KX18|CMOS|BGA|119PIN|PLASTIC

获取价格

IBM0418A41DLAB-5 ETC x18 Fast Synchronous SRAM

获取价格

IBM0418A41ELAB-3 IBM Standard SRAM, 256KX18, 1.7ns, CMOS, PBGA119, BGA-119

获取价格

IBM0418A41ELAB-3F IBM Standard SRAM, 256KX18, 1.8ns, CMOS, PBGA119, BGA-119

获取价格