5秒后页面跳转
IBM0418A41QLAA-4 PDF预览

IBM0418A41QLAA-4

更新时间: 2024-01-15 16:23:10
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
25页 325K
描述
x18 Fast Synchronous SRAM

IBM0418A41QLAA-4 技术参数

生命周期:End Of Life零件包装代码:BGA
包装说明:BGA, BGA119,7X17,50针数:119
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.73
Is Samacsys:NBase Number Matches:1

IBM0418A41QLAA-4 数据手册

 浏览型号IBM0418A41QLAA-4的Datasheet PDF文件第2页浏览型号IBM0418A41QLAA-4的Datasheet PDF文件第3页浏览型号IBM0418A41QLAA-4的Datasheet PDF文件第4页浏览型号IBM0418A41QLAA-4的Datasheet PDF文件第5页浏览型号IBM0418A41QLAA-4的Datasheet PDF文件第6页浏览型号IBM0418A41QLAA-4的Datasheet PDF文件第7页 
.
IBM0418A81QLAA IBM0436A81QLAA  
IBM0418A41QLAA IBM0436A41QLAA  
8Mb (256Kx36 & 512x18) and 4Mb (128Kx36 & 256Kx18) SRAM  
Features  
• 8Mb: 256K x 36 or 512K x 18 organizations  
4Mb: 128K x 36 or 256K x 18 organizations  
• Registered Outputs  
• Common I/O  
• 0.25 Micron CMOS technology  
• Asynchronous Output Enable a  
• Synchronous Power Down Inputs  
• Synchronous Pipeline Mode of Operation with  
Self-Timed Late Write  
• Single Differential Extended HSTL Clock  
• Boundary Scan using limited set of JTAG  
1149.1 functions  
• +3.3V Power Supply, Ground, 1.5V V  
, and  
DDQ  
• Byte Write Capability and Global Write Enable  
0.75V V  
REF  
• 7 x 17 Bump Ball Grid Array Package with  
SRAM JEDEC Standard Pinout and Boundary  
SCAN Order  
• HSTL Inputs and Output levels  
• Registered Addresses, Write Enables, Synchro-  
nous Select, and Data Ins  
Description  
The 4Mb and 8Mb SRAMs—IBM0436A41QLAA,  
IBM0418A41QLAA, IBM0418A81QLAA, and  
IBM0436A81QLAA—are Synchronous Pipeline  
Mode, high-performance CMOS Static Random  
Access Memories that are versatile, have wide I/O,  
and can achieve 3ns cycle times. Differential K  
clocks are used to initiate the read/write operation  
and all internal operations are self-timed. At the ris-  
ing edge of the K clock, all Addresses, Write-  
Enables, Sync Select, and Data Ins are registered  
internally. Data Outs are updated from output regis-  
ters off the next rising edge of the K clock. An inter-  
nal Write buffer allows write data to follow one cycle  
after addresses and controls. The chip is operated  
with a single +3.3V power supply and is compatible  
with HSTL I/O interfaces.  
trrh3316.06  
12/00  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
Page 1 of 25  

与IBM0418A41QLAA-4相关器件

型号 品牌 获取价格 描述 数据表
IBM0418A41QLAA-5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A41QLAB-3 IBM

获取价格

Standard SRAM, 256KX18, 1.7ns, CMOS, PBGA119, BGA-119
IBM0418A41QLAB-3F IBM

获取价格

Standard SRAM, 256KX18, 1.8ns, CMOS, PBGA119, BGA-119
IBM0418A41QLAB-3N IBM

获取价格

Standard SRAM, 256KX18, 1.8ns, CMOS, PBGA119, BGA-119
IBM0418A41QLAB-3P IBM

获取价格

Standard SRAM, 256KX18, 1.5ns, CMOS, PBGA119, BGA-119
IBM0418A41QLAB-4 IBM

获取价格

Standard SRAM, 256KX18, 2ns, CMOS, PBGA119, BGA-119
IBM0418A41QLAB-5 ETC

获取价格

x18 Fast Synchronous SRAM
IBM0418A4ACLAA-4F IBM

获取价格

Standard SRAM, 256KX18, 4.3ns, CMOS, PBGA119, BGA-119
IBM0418A4ACLAA-4P IBM

获取价格

Standard SRAM, 256KX18, 4.2ns, CMOS, PBGA119, BGA-119
IBM0418A4ACLAA-5 IBM

获取价格

Standard SRAM, 256KX18, 5ns, CMOS, PBGA119, BGA-119