HSP43881/883
TM
Data Sheet
May 1999
FN2449.4
Digital Filter
Features
The HSP43881/883 is a video speed Digital Filter (DF)
designed to efficiently implement vector operations such as
FIR digital filters. It is comprised of eight filter cells cascaded
internally and a shift and add output stage, all in a single
integrated circuit. Each filter cell contains a 8 x 8-bit
multiplier, three decimation registers and a 26-bit
accumulator. The output stage contains an additional 26-bit
accumulator which can add the contents of any filter cell
accumulator to the output stage accumulator shifted right by
8-bits. The HSP43881/883 has a maximum sample rate of
25.6MHz. The effective multiply accumulate (mac) rate is
204MHz.
• This Circuit is Processed in Accordance to MIL-STD-883
and is Fully Conformant Under the Provisions of
Paragraph 1.2.1.
• 0MHz to 25.6MHz Sample Rate
• Eight Filter Cells
• 8-Bit Coefficients and Signal Data
• Low Power CMOS Operation
• I
• I
500µA Maximum
CCSB
CCOP
160mA Maximum at 20MHz
• 26-Bit Accumulator Per Stage
• Filter Lengths Up to 1032 Taps
The HSP43881/883 DF can be configured to process
expanded coefficient and word sizes. Multiple DFs can be
cascaded for larger filter lengths without degrading the
sample rate or a single DF can process larger filter lengths
at less than 25.6MHz with multiple passes. The architecture
permits processing filter lengths of over 1000 taps with the
guarantee of no overflows. In practice, most filter coefficients
are less than 1.0, making even larger filter lengths possible.
The DF provides for 8-bit unsigned or two’s complement
arithmetic, independently selectable for coefficients and
signal data.
• Expandable Coefficient Size, Data Size and Filter Length
• Decimation by 2, 3 or 4
Applications
• 1-D and 2-D FIR Filters
• Radar/Sonar
• Adaptive Filters
• Echo Cancellation
• Complex Multiply-Add
• Sample Rate Converters
Each DF filter cell contains three resampling or decimation
registers which permit output sample rate reduction at rates
1
1
1
of / , / or / the input sample rate. These registers also
2
3
4
Ordering Information
provide the capability to perform 2-D operations such as
matrix multiplication and N x N spatial correlations/convolutions
for image processing applications.
TEMP.
PKG.
NO.
o
PART NUMBER
RANGE ( C)
PACKAGE
HSP43881GM-25/883
-55 to 125 85 Ld PGA
G85.A
Block Diagram
V
V
CC
SS
DIN0 - DIN7 TCS
8
DIENB
CIENB
5
DCMO - 1
ERASE
8
8
8
8
8
8
8
8
TCCI
TCCO
DF
DF
DF
DF
DF
DF
DF
DF
FILTER
CELL 0
FILTER
CELL 1
FILTER
CELL 2
FILTER
CELL 3
FILTER
CELL 4
FILTER
CELL 5
FILTER
CELL 6
FILTER
CELL 7
8
8
8
8
8
8
8
8
8
CIN0 - 7
COUT0 - 7
COENB
RESET
CLK
26
26
26
26
26
26
26
5
5
26
3
ADR0 - 2
MUX
26
RESET
CLK
ADR0, ADR1, ADR2
2
OUTPUT
STAGE
SHADD
SENBL
SENBH
2
26
SUM0 - 25
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
1