5秒后页面跳转
HSP43891VC-20 PDF预览

HSP43891VC-20

更新时间: 2024-02-13 22:05:24
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
18页 145K
描述
Digital Filter

HSP43891VC-20 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:MQFP-100Reach Compliance Code:not_compliant
风险等级:5.66边界扫描:NO
最大时钟频率:20 MHz外部数据总线宽度:9
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
低功率模式:YES端子数量:100
最高工作温度:70 °C最低工作温度:
输出数据总线宽度:26封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP100,.7X.9
封装形状:RECTANGULAR封装形式:FLATPACK
电源:5 V认证状态:Not Qualified
子类别:DSP Peripherals最大压摆率:140 mA
最大供电电压:5.25 V最小供电电压:4.75 V
标称供电电压:5 V表面贴装:YES
技术:MOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.635 mm端子位置:QUAD
uPs/uCs/外围集成电路类型:DSP PERIPHERAL, DIGITAL FILTERBase Number Matches:1

HSP43891VC-20 数据手册

 浏览型号HSP43891VC-20的Datasheet PDF文件第2页浏览型号HSP43891VC-20的Datasheet PDF文件第3页浏览型号HSP43891VC-20的Datasheet PDF文件第4页浏览型号HSP43891VC-20的Datasheet PDF文件第5页浏览型号HSP43891VC-20的Datasheet PDF文件第6页浏览型号HSP43891VC-20的Datasheet PDF文件第7页 
HSP43891  
Data Sheet  
May 1999  
File Number 2785.5  
Digital Filter  
Features  
The HSP43891 is a video-speed Digital Filter (DF)  
designed to efficiently implement vector operations such as  
FIR digital filters. It is comprised of eight filter cells  
cascaded internally and a shift and add output stage, all in  
a single integrated circuit. Each filter cell contains a 9x9  
two’s complement multiplier, three decimation registers and  
a 26-bit accumulator. The output stage contains an  
additional 26-bit accumulator which can add the contents of  
any filter cell accumulator to the output stage accumulator  
shifted right by 8-bits. The HSP43891 has a maximum  
sample rate of 30MHz. The effective multiply-accumulate  
(mac) rate is 240MHz.  
• Eight Filter Cells  
• 0MHz to 30MHz Sample Rate  
• 9-Bit Coefficients and Signal Data  
• 26-Bit Accumulator per Stage  
• Filter Lengths Over 1000 Taps  
• Expandable Coefficient Size, Data Size and Filter Length  
• Decimation by 2, 3 or 4  
Applications  
• 1-D and 2-D FIR Filters  
• Radar/Sonar  
The HSP43891 DF can be configured to process expanded  
coefficient and word sizes. Multiple DFs can be cascaded  
for larger filter lengths without degrading the sample rate or  
a single DF can process larger filter lengths at less than  
30MHz with multiple passes. The architecture permits  
processing filter lengths of over 1000 taps with the  
guarantee of no overflows. In practice, most filter  
coefficients are less than 1.0, making even larger filter  
lengths possible. The DF provides for 8-bit unsigned or  
9-bit two’s complement arithmetic, independently  
selectable for coefficients and signal data.  
• Digital Video  
• Adaptive Filters  
• Echo Cancellation  
• Complex Multiply-Add  
- Sample Rate Converters  
Ordering Information  
TEMP.  
o
PART NUMBER RANGE ( C)  
PACKAGE  
PKG. NO.  
HSP43891VC-20  
HSP43891VC-25  
HSP43891VC-30  
HSP43891JC-20  
HSP43891JC-25  
HSP43891JC-30  
HSP43891GC-20  
HSP43891GC-25  
HSP43891GC-30  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
0 to 70  
100 Lead MQFP Q100.14x20  
100 Lead MQFP Q100.14x20  
100 Lead MQFP Q100.14x20  
84 Lead PLCC N84.1.15  
84 Lead PLCC N84.1.15  
84 Lead PLCC N84.1.15  
85 Pin CPGA G85.A  
Each DF filter cell contains three resampling or decimation  
registers which permit output sample rate reduction at rates  
1
1
1
of / , / or / the input sample rate. These registers also  
2
3
4
provide the capability to perform 2-D operations such as  
matrix multiplication and NxN spatial  
correlations/convolutions for image processing applications.  
85 Pin CPGA G85.A  
85 Pin CPGA G85.A  
Block Diagram  
V
V
DIN0 - DIN8  
9
CC  
SS  
DIENB  
CIENB  
5
DCM0 - 1  
ERASE  
DF  
FILTER  
CELL 0  
DF  
FILTER  
CELL 1  
DF  
FILTER  
CELL 2  
DF  
FILTER  
CELL 3  
DF  
FILTER  
CELL 4  
DF  
FILTER  
CELL 5  
DF  
FILTER  
CELL 6  
DF  
FILTER  
CELL 7  
9
9
9
9
9
9
9
9
9
CIN0 - 8  
COUT0 - 8  
COENB  
RESET  
CLK  
ADRO - 2  
26  
26  
26  
26  
26  
26  
26  
5
5
26  
3
MUX  
26  
RESET  
CLK  
ADR0, ADR1, ADR2  
2
OUTPUT  
STAGE  
SHADD  
SENBL  
SENBH  
2
26  
SUM0 - 25  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
1

与HSP43891VC-20相关器件

型号 品牌 获取价格 描述 数据表
HSP43891VC-25 INTERSIL

获取价格

Digital Filter
HSP43891VC-30 INTERSIL

获取价格

Digital Filter
HSP45102 INTERSIL

获取价格

12-Bit Numerically Controlled Oscillator
HSP45102_05 INTERSIL

获取价格

12-Bit Numerically Controlled Oscillator
HSP45102_07 INTERSIL

获取价格

12-Bit Numerically Controlled Oscillator
HSP45102PC-33 INTERSIL

获取价格

12-Bit Numerically Controlled Oscillator
HSP45102PC-40 INTERSIL

获取价格

12-Bit Numerically Controlled Oscillator
HSP45102PC-40 RENESAS

获取价格

0-BIT, DSP-NUM CONTROLLED OSCILLATOR, PDIP28, PLASTIC, DIP-28
HSP45102PI-33 RENESAS

获取价格

Numeric Controlled Oscillator, 1-Bit, CMOS, PDIP28
HSP45102PI-40 ROCHESTER

获取价格

1-BIT, DSP-NUM CONTROLLED OSCILLATOR, PDIP28