Datasheet > HM5264405LTT-80

HM5264405LTT-80

更新时间： 2024-10-27 23:56:15

品牌	Logo	应用领域
其他 - ETC		内存集成电路光电二极管动态存储器时钟
页数	文件大小	规格书
62页	757K
描述
x4 SDRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HM5264405LTT-80 数据手册

HM5264165 Series

HM5264805 Series

HM5264405 Series

64M LVTTL interface SDRAM

125 MHz/100 MHz

1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank/

4-Mword × 4-bit × 4-bank

ADE-203-497C(Z)

Rev. 1.0

July 1, 1998

Description

The Hitachi HM5264165 is a 64-Mbit SDRAM organized as 1048576-word × 16-bit × 4 bank. The Hitachi

HM5264805 is a 64-Mbit SDRAM organized as 2097512-word × 8-bit × 4 bank. The Hitachi HM5264405

is a 64-Mbit SDRAM organized as 4194304-word × 4-bit × 4 bank. All inputs and outputs are referred to

the rising edge of the clock input. It is packaged in standard 54-pin plastic TSOP II.

Features

•

3.3 V power supply

Clock frequency: 125 MHz/100 MHz (max)

LVTTL interface

Single pulsed RAS

4 banks can operate simultaneously and independently

Burst read/write operation and burst read/single write operation capability

Programmable burst length: 1/2/4/8/full page

2 variations of burst sequence

Sequential (BL = 1/2/4/8/full page)

Interleave (BL = 1/2/4/8)

•

Programmable CAS latency : 2/3

Byte control by DQM : DQM (HM5264805/HM5264405)

: DQMU/DQML (HM5264165)

Refresh cycles: 4096 refresh cycles/64 ms

2 variations of refresh

•

Auto refresh

Self refresh

12 3 4 5 6 7...62

中文翻译

下载PDF

与HM5264405LTT-80相关器件

型号	品牌	获取价格	描述	数据表
HM5264405LTT-B60	ETC	获取价格	x4 SDRAM
HM5264405TT-10	ETC	获取价格	x4 SDRAM
HM5264405TT-12	ETC	获取价格	x4 SDRAM
HM5264405TT-15	ETC	获取价格	x4 SDRAM
HM5264405TT-80	ETC	获取价格	x4 SDRAM
HM5264405TT-B60	ETC	获取价格	x4 SDRAM
HM5264805	ETC	获取价格	Series Synchronous Dynamic RAM
HM5264805DLTT-80	HITACHI	获取价格	Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
HM5264805DLTT-B60	ETC	获取价格	x8 SDRAM
HM5264805DTT-80	HITACHI	获取价格	Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54