Datasheet > HM5264405LTT-B60

HM5264405LTT-B60

更新时间： 2024-10-27 23:56:15

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

HM5264405LTT-B60 数据手册

HM5264165-B60

HM5264805-B60

HM5264405-B60

64M LVTTL interface SDRAM

100 MHz

1-Mword × 16-bit × 4-bank/2-Mword × 8-bit × 4-bank

/4-Mword × 4-bit × 4-bank

PC/100 SDRAM

ADE-203-832D (Z)

Rev. 2.0

Oct. 20, 1998

Description

The Hitachi HM5264165 is a 64-Mbit SDRAM organized as 1048576-word × 16-bit × 4 bank. The Hitachi

HM5264805 is a 64-Mbit SDRAM organized as 2097152-word × 8-bit × 4 bank. The Hitachi HM5264405

is a 64-Mbit SDRAM organized as 4194304-word × 4-bit × 4 bank. All inputs and outputs are referred to

the rising edge of the clock input. It is packaged in standard 54-pin plastic TSOP II.

Features

•

3.3 V power supply

Clock frequency: 100 MHz (max)

LVTTL interface

Single pulsed RAS

4 banks can operate simultaneously and independently

Burst read/write operation and burst read/single write operation capability

Programmable burst length: 1/2/4/8/full page

2 variations of burst sequence

Sequential (BL = 1/2/4/8/full page)

Interleave (BL = 1/2/4/8)

•

Programmable CAS latency: 2/3

12 3 4 5 6 7...67

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
HM5264405TT-10	ETC	获取价格	x4 SDRAM
HM5264405TT-12	ETC	获取价格	x4 SDRAM
HM5264405TT-15	ETC	获取价格	x4 SDRAM
HM5264405TT-80	ETC	获取价格	x4 SDRAM
HM5264405TT-B60	ETC	获取价格	x4 SDRAM
HM5264805	ETC	获取价格	Series Synchronous Dynamic RAM
HM5264805DLTT-80	HITACHI	获取价格	Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
HM5264805DLTT-B60	ETC	获取价格	x8 SDRAM
HM5264805DTT-80	HITACHI	获取价格	Synchronous DRAM, 8MX8, 6ns, CMOS, PDSO54, 0.400 INCH, PLASTIC, TSOP2-54
HM5264805DTT-B60	ETC	获取价格	x8 SDRAM