5秒后页面跳转
HEF4541BT,112 PDF预览

HEF4541BT,112

更新时间: 2024-11-14 04:27:31
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
17页 636K
描述
HEF4541B - Programmable timer SOIC 14-Pin

HEF4541BT,112 技术参数

Source Url Status Check Date:2013-10-15 00:00:00是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP14,.25针数:14
Reach Compliance Code:unknown风险等级:5.71
JESD-30 代码:R-PDSO-G14端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:5/15 V
认证状态:Not Qualified子类别:Analog Waveform Generation Functions
表面贴装:YES温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUALBase Number Matches:1

HEF4541BT,112 数据手册

 浏览型号HEF4541BT,112的Datasheet PDF文件第2页浏览型号HEF4541BT,112的Datasheet PDF文件第3页浏览型号HEF4541BT,112的Datasheet PDF文件第4页浏览型号HEF4541BT,112的Datasheet PDF文件第5页浏览型号HEF4541BT,112的Datasheet PDF文件第6页浏览型号HEF4541BT,112的Datasheet PDF文件第7页 
HEF4541B  
Programmable timer  
Rev. 4 — 25 June 2012  
Product data sheet  
1. General description  
The HEF4541B is a programmable timer which consists of a 16-stage binary counter, an  
integrated oscillator to be used with external timing components, an automatic power-on  
reset and output control logic. The frequency of the oscillator is determined by the external  
components RTC and CTC within the frequency range 1 Hz to 100 kHz. This oscillator may  
be replaced by an external clock signal at input RS, the timer advances on the  
positive-going transition of RS. A LOW on the auto reset input (AR) and a LOW on the  
master reset input (MR) enables the internal power-on reset. A HIGH level at input MR  
resets the counter independent on all other inputs. Resetting disables the oscillator to  
provide no active power dissipation.  
A HIGH at input AR turns off the power-on reset to provide a low quiescent power  
dissipation of the timer. The 16-stage counter divides the oscillator frequency by 28, 210,  
213 or 216 depending on the state of the address inputs (A0, A1). The divided oscillator  
frequency is available at output O. The phase input (PH) features a complementary output  
signal. When the mode select input (MODE) is LOW the timer is a single transition timer  
and when HIGH the timer is a 2n frequency divider.  
It operates over a recommended VDD power supply range of 3 V to 15 V referenced to VSS  
(usually ground). Unused inputs must be connected to VDD, VSS, or another input.  
2. Features and benefits  
Fully static operation  
5 V, 10 V, and 15 V parametric ratings  
Standardized symmetrical output characteristics  
Operates across the automotive temperature range 40 °C to +85 °C  
Complies with JEDEC standard JESD 13-B  
3. Ordering information  
Table 1.  
Ordering information  
All types operate from 40 °C to +85 °C.  
Type number  
Package  
Name  
Description  
Version  
HEF4541BP  
HEF4541BT  
DIP14  
SO14  
plastic dual in-line package; 14 leads (300 mil)  
plastic small outline package; 14 leads; body width 3.9 mm  
SOT27-1  
SOT108-1  

与HEF4541BT,112相关器件

型号 品牌 获取价格 描述 数据表
HEF4541BT,512 NXP

获取价格

HEF4541B - Programmable timer SOIC 14-Pin
HEF4541BT,518 NXP

获取价格

HEF4541B - Programmable timer SOIC 14-Pin
HEF4541BT,653 NXP

获取价格

HEF4541B - Programmable timer SOIC 14-Pin
HEF4541BTD ETC

获取价格

Analog Timer Circuit
HEF4541BTD-T ETC

获取价格

Analog Timer Circuit
HEF4541BT-Q100 NEXPERIA

获取价格

Programmable timerProduction
HEF4541BT-Q100Y NXP

获取价格

HEF4541B-Q100 - Programmable timer SOIC 14-Pin
HEF4543B NXP

获取价格

BCD to 7-segment latch/decoder/driver
HEF4543B_09 NXP

获取价格

BCD to 7-segment latch/decoder/driver
HEF4543BD NXP

获取价格

BCD to 7-segment latch/decoder/driver