5秒后页面跳转
HCTS74HMSR PDF预览

HCTS74HMSR

更新时间: 2024-11-02 22:16:07
品牌 Logo 应用领域
英特矽尔 - INTERSIL 触发器逻辑集成电路
页数 文件大小 规格书
10页 178K
描述
Radiation Hardened Dual-D Flip-Flop with Set and Reset

HCTS74HMSR 数据手册

 浏览型号HCTS74HMSR的Datasheet PDF文件第2页浏览型号HCTS74HMSR的Datasheet PDF文件第3页浏览型号HCTS74HMSR的Datasheet PDF文件第4页浏览型号HCTS74HMSR的Datasheet PDF文件第5页浏览型号HCTS74HMSR的Datasheet PDF文件第6页浏览型号HCTS74HMSR的Datasheet PDF文件第7页 
HCTS74MS  
Radiation Hardened Dual-D  
Flip-Flop with Set and Reset  
September 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-183S CDIP2-T14, LEAD FINISH C  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD (Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/  
Bit-Day (Typ)  
R1  
D1  
1
2
3
4
5
6
7
14 VCC  
13 R2  
12 D2  
11 CP2  
10 S2  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse  
• Latch-Up Free Under Any Conditions  
CP1  
S1  
Q1  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
Q1  
9
8
Q2  
Q2  
GND  
• LSTTL Input Compatibility  
- VIL = 0.8V Max  
- VIH = VCC/2 Min  
14 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-183S CDFP3-F14, LEAD FINISH C  
TOP VIEW  
• Input Current Levels Ii 5µA at VOL, VOH  
Description  
R1  
D1  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
VCC  
R2  
The Intersil HCTS74MS is a Radiation Hardened positive  
edge triggered flip-flop with set and reset.  
CP1  
S1  
D2  
CP2  
S2  
The HCTS74MS utilizes advanced CMOS/SOS technology  
to achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Q1  
Q1  
Q2  
GND  
8
Q2  
The HCTS74MS is supplied in a 14 lead Ceramic flatpack  
(K suffix) or a SBDIP Package (D suffix).  
Ordering Information  
PART NUMBER  
HCTS74DMSR  
TEMPERATURE RANGE  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
14 Lead SBDIP  
o
o
-55 C to +125 C  
o
o
HCTS74KMSR  
-55 C to +125 C  
14 Lead Ceramic Flatpack  
14 Lead SBDIP  
o
HCTS74D/Sample  
HCTS74K/Sample  
HCTS74HMSR  
+25 C  
o
+25 C  
Sample  
14 Lead Ceramic Flatpack  
Die  
o
+25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518626  
File Number 2143.2  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
460  

与HCTS74HMSR相关器件

型号 品牌 获取价格 描述 数据表
HCTS74K INTERSIL

获取价格

Radiation Hardened Dual-D Flip-Flop with Set and Reset
HCTS74KMSH RENESAS

获取价格

D Flip-Flop, HCT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMO
HCTS74KMSR INTERSIL

获取价格

Radiation Hardened Dual-D Flip-Flop with Set and Reset
HCTS74KTR INTERSIL

获取价格

Radiation Hardened Dual-D Flip-Flop with Set and Reset
HCTS74KTR RENESAS

获取价格

HCT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMI
HCTS74MS INTERSIL

获取价格

Radiation Hardened Dual-D Flip-Flop with Set and Reset
HCTS74T INTERSIL

获取价格

Radiation Hardened Dual-D Flip-Flop with Set and Reset
HCTS75D INTERSIL

获取价格

Radiation Hardened Dual 2-Bit Bistable Transparent Latch
HCTS75DMSR INTERSIL

获取价格

Radiation Hardened Dual 2-Bit Bistable Transparent Latch
HCTS75HMSR INTERSIL

获取价格

Radiation Hardened Dual 2-Bit Bistable Transparent Latch