5秒后页面跳转
HCTS04D/SAMPLE PDF预览

HCTS04D/SAMPLE

更新时间: 2024-09-28 19:32:43
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件逻辑集成电路
页数 文件大小 规格书
8页 375K
描述
HCT SERIES, HEX 1-INPUT INVERT GATE, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

HCTS04D/SAMPLE 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.66系列:HCT
JESD-30 代码:R-CDIP-T14逻辑集成电路类型:INVERTER
功能数量:6输入次数:1
端子数量:14封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE传播延迟(tpd):20 ns
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

HCTS04D/SAMPLE 数据手册

 浏览型号HCTS04D/SAMPLE的Datasheet PDF文件第2页浏览型号HCTS04D/SAMPLE的Datasheet PDF文件第3页浏览型号HCTS04D/SAMPLE的Datasheet PDF文件第4页浏览型号HCTS04D/SAMPLE的Datasheet PDF文件第5页浏览型号HCTS04D/SAMPLE的Datasheet PDF文件第6页浏览型号HCTS04D/SAMPLE的Datasheet PDF文件第7页 
TM  
HCTS04MS  
Radiation Hardened Hex Inverter  
August 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
METAL SEAL PACKAGE (SBDIP)  
MIL-STD-1835 CDIP2-T14  
TOP VIEW  
• 3 Micron Radiation Hardened SOS CMOS  
• Total Dose 200K RAD (Si)  
• SEP Effective LET No Upsets: >100 MEV-cm2/mg  
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day  
(Typ)  
A1  
Y1  
1
2
3
4
5
6
7
14 VCC  
13 A6  
12 Y6  
11 A5  
10 Y5  
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s  
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse  
• Latch-Up Free Under Any Conditions  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to LSTTL ICs  
• DC Operating Voltage Range: 4.5V to 5.5V  
• LSTTL Input Compatibility  
A2  
Y2  
A3  
Y3  
9
8
A4  
Y4  
GND  
- VIL = 0.8V Max  
14 LEAD CERAMIC METAL SEAL  
FLATPACK PACKAGE (FLATPACK)  
MIL-STD-1835 CDFP3-F14  
TOP VIEW  
- VIH = VCC/2  
• Input Current Levels Ii 5µA at VOL, VOH  
Description  
A1  
Y1  
1
2
3
4
5
6
7
14  
13  
VCC  
A6  
Y6  
The Intersil HCTS04MS is a Radiation Hardened Hex Inverter. A  
logic level on any input forces the output to the opposite logic  
state.  
12  
11  
10  
9
A2  
Y2  
A5  
Y5  
The HCTS04MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
A3  
Y3  
A4  
Y4  
GND  
8
The HCTS04MS is supplied in a 14 lead Ceramic flatpack  
(K suffix) or a SBDIP Package (D suffix).  
TRUTH TABLE  
INPUTS  
OUTPUTS  
Ordering Information  
An  
L
Yn  
H
PART  
TEMPERATURE SCREENING  
RANGE LEVEL  
NUMBER  
PACKAGE  
H
L
o
o
HCTS04DMSR -55 C to +125 C Intersil Class  
S Equivalent  
14 Lead SBDIP  
NOTE: L = Logic Level Low,  
H = Logic level High  
o
o
HCTS04KMSR -55 C to +125 C Intersil Class  
S Equivalent  
14 Lead Ceramic  
Flatpack  
Functional Diagram  
o
HCTS04D/  
Sample  
+25 C  
Sample  
Sample  
Die  
14 Lead SBDIP  
An  
Yn  
o
HCTS04K/  
Sample  
+25 C  
14 Lead Ceramic  
Flatpack  
(2, 4, 6, 8, 10, 12)  
(1, 3, 5, 9, 11, 13)  
o
HCTS04HMSR  
+25 C  
Die  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.  
Spec Number 518776  
File Number 2140.2  
Copyright © Intersil Americas Inc. 2002. All Rights Reserved  
1

与HCTS04D/SAMPLE相关器件

型号 品牌 获取价格 描述 数据表
HCTS04DMSR INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCTS04HMSR INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCTS04K INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCTS04KMSH RENESAS

获取价格

IC,LOGIC GATE,HEX INVERTER,CMOS, RAD HARD,FP,14PIN,CERAMIC
HCTS04KMSR INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCTS04MS INTERSIL

获取价格

Radiation Hardened Hex Inverter
HCTS08D INTERSIL

获取价格

Radiation Hardened Quad 2-Input AND Gate
HCTS08DMSH RENESAS

获取价格

AND Gate, HCT Series, 4-Func, 2-Input, CMOS, CDIP14
HCTS08DMSR INTERSIL

获取价格

Radiation Hardened Quad 2-Input AND Gate
HCTS08HMSR INTERSIL

获取价格

Radiation Hardened Quad 2-Input AND Gate