Datasheet > HCTS109KMSR

HCTS109KMSR

更新时间： 2024-09-29 22:26:03

品牌	Logo	应用领域
英特矽尔 - INTERSIL		触发器
页数	文件大小	规格书
9页	173K
描述
Radiation Hardened Dual JK Flip Flop

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

HCTS109KMSR 数据手册

HCTS109MS

Radiation Hardened

Dual JK Flip Flop

September 1995

Features

Pinouts

16 LEAD CERAMIC DUAL-IN-LINE

METAL SEAL PACKAGE (SBDIP)

MIL-STD-1835 CDIP2-T16, LEAD FINISH C

TOP VIEW

• 3 Micron Radiation Hardened SOS CMOS

• Total Dose 200K RAD (Si)

• SEP Effective LET No Upsets: >100 MEV-cm²/mg

• Single Event Upset (SEU) Immunity < 2 x 10^-9Errors/

Bit-Day (Typ)

16 VCC

15 R2

14 J2

• Dose Rate Survivability: >1 x 10¹²RAD (Si)/s

• Dose Rate Upset >10¹⁰RAD (Si)/s 20ns Pulse

• Latch-Up Free Under Any Conditions

CP1

13 K2

12 CP2

11 S2

10 Q2

• Military Temperature Range: -55^oC to +125^oC

• Signiﬁcant Power Reduction Compared to LSTTL ICs

• DC Operating Voltage Range: 4.5V to 5.5V

GND

• LSTTL Input Logic Compatibility

- VIL = 0.8V Max

16 LEAD CERAMIC METAL SEAL

FLATPACK PACKAGE (FLATPACK)

MIL-STD-1835 CDFP4-F16, LEAD FINISH C

TOP VIEW

- VIH = VCC/2 Min

• Input Current Levels Ii ≤ 5µA at VOL, VOH

VCC

Description

The Intersil HCTS109MS is a Radiation Hardened Dual JK

Flip Flop with set and reset. The ﬂip ﬂop changes state with

the positive transition of the clock (CP1 or CP2).

CP1

CP2

The HCTS109MS utilizes advanced CMOS/SOS technology

to achieve high-speed operation. This device is a member of

radiation hardened, high-speed, CMOS/SOS Logic Family.

GND

The HCTS109MS is supplied in a 16 lead Ceramic ﬂatpack

(K sufﬁx) or a SBDIP Package (D sufﬁx).

Ordering Information

PART NUMBER

HCTS109DMSR

TEMPERATURE RANGE

SCREENING LEVEL

Intersil Class S Equivalent

Sample

PACKAGE

16 Lead SBDIP

-55 C to +125 C

HCTS109KMSR

-55 C to +125 C

16 Lead Ceramic Flatpack

16 Lead SBDIP

HCTS109D/Sample

HCTS109K/Sample

HCTS109HMSR

+25 C

Sample

16 Lead Ceramic Flatpack

Die

+25 C

Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

Spec Number 518601

File Number 2141.2

12 3 4 5 6 7...9

中文翻译

下载PDF

与HCTS109KMSR相关器件

型号	品牌	获取价格	描述	数据表
HCTS109KTR	INTERSIL	获取价格	Radiation Hardened Dual JK Flip Flop
HCTS109MS	INTERSIL	获取价格	Radiation Hardened Dual JK Flip Flop
HCTS109T	INTERSIL	获取价格	Radiation Hardened Dual JK Flip Flop
HCTS10D	INTERSIL	获取价格	Radiation Hardened Triple 3-Input NAND Gate
HCTS10DMSR	INTERSIL	获取价格	Radiation Hardened Triple 3-Input NAND Gate
HCTS10HMSR	INTERSIL	获取价格	Radiation Hardened Triple 3-Input NAND Gate
HCTS10K	INTERSIL	获取价格	Radiation Hardened Triple 3-Input NAND Gate
HCTS10K/SAMPLE	RENESAS	获取价格	HCT SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14
HCTS10KMSR	INTERSIL	获取价格	Radiation Hardened Triple 3-Input NAND Gate
HCTS10MS	INTERSIL	获取价格	Radiation Hardened Triple 3-Input NAND Gate